Searched Projects

Tags: OR

project.name
0 Stars     66 Views
User:

LED_OR

OR
Here we are using OR gate and connected LED with the OR gate and giving the input so that we can get the output.

project.name
0 Stars     98 Views
User:

OR_NAND

Here, we have used 3 NAND gates to derive OR gate.

project.name
0 Stars     77 Views
User:

OR_NOR

Here, we have used three NOR gates to design an OR gate.

project.name
0 Stars     46 Views

AND & OR gates

OR

It's my first project. Stay tuned for more good content!


project.name
0 Stars     67 Views

Basic Gates

This is just a simple project to get some practice with CircuitVerse and simple gates such as AND, OR, NOT.


project.name
0 Stars     46 Views

57838_πειραματική διάταξη με πύλες NOT,AND,OR


project.name
0 Stars     52 Views

57838_πειραματικη διάταξη με πυλές NOT,AND,OR απλοποιημένη


project.name
0 Stars     45 Views
User:

COMPUERTAS


project.name
0 Stars     42 Views

P1

OR

project.name
0 Stars     55 Views

Experiment-1

1. AND

2. OR

3. NOT

4. NAND

5. NOR

6. XOR

7. XNOR


project.name
0 Stars     46 Views
User:

EXP-1 SAHIL JAIN


project.name
0 Stars     48 Views

project.name
0 Stars     45 Views

project.name
0 Stars     52 Views
User:

Basic gates from NAND gate


project.name
0 Stars     39 Views

AND and OR


project.name
0 Stars     24 Views

OR

OR

project.name
0 Stars     42 Views

project.name
0 Stars     45 Views
User:

Basic Logic Gates

This project is regarding OR , NOT , AND , NAND , NOR , XNOR , XOR ,


project.name
0 Stars     55 Views
User:

Design and Realiization of Basic Logic gates

Design and Realiization of Basic Logic Gates


Name :- Ujjwal Kar

Roll No. :- 12100119047
Dept. :- CSE (A)



project.name
0 Stars     37 Views
User:

NAND CONVERTOR

We have three circuits made with NAND, one with the same result of doing an OR, another one to AND and the last one to NOT


project.name
1 Stars     69 Views
User:

Full Adder

My first attempt at an full adder. This is a logical circuit that performs an addition operation on three one bit binary numbers. The full adder produces a sum of three inputs and a carry value.


project.name
1 Stars     50 Views
User:

Creating OR gate from AND gate and NOT gate

I have used a NOT gate and an AND gate to create an OR gate.


project.name
0 Stars     46 Views
User:

XOR GATE from AND, NOT, OR gate

I used an AND, NOT and OR gates to create an XOR gate


project.name
0 Stars     36 Views
User:

Logic gates


project.name
0 Stars     37 Views

Untitled

(A'+B')(A(B+C'))'+A(B'+C')


project.name
0 Stars     52 Views
User:

FAMILIRIZATION OF LOGIC GATES


project.name
0 Stars     41 Views

FAMILIARISATION OF CIRCUITS

Result: Familiarisation with logic gates through virtual lab successfully completed.


project.name
0 Stars     55 Views

FAMILIARISATION OF LOGIC GATES USING UNIVERSAL GATES

RESULT: Familiarised different logic gates using universal gates (AND gate only as well as NOR gate) using virtual lab.


project.name
0 Stars     49 Views

HALF AND FULL ADDER

Successfully completed half and full adder using gates and universal gates.


project.name
0 Stars     38 Views

experiment one

lab experiment 



project.name
0 Stars     43 Views

gates


project.name
1 Stars     40 Views
User:

EXPERIMENT 1


project.name
0 Stars     55 Views
User:

ALU_ROrg2021

Rechnerorganisation TU Berlin WS2021


project.name
0 Stars     41 Views

lOGIC GATES


project.name
0 Stars     41 Views
User:

Full Adder


project.name
0 Stars     39 Views

exp 1


project.name
0 Stars     45 Views

project.name
0 Stars     38 Views
User:

LOGIC GATES

AND GATE:-A*B

OR GATE:-A+B

NOT GATE:-A`

NAND GATE:-(A*B)`

NOR GATE:-(A+B)`

XOR GATE:-A^B  i.e. , A`B+AB`

XNOR GATE:-(A^B)` i.e. , AB+A`B`










project.name
0 Stars     47 Views
User:

project.name
0 Stars     58 Views
User:

From NAND to Tetris Ch.1


project.name
0 Stars     51 Views

Experiment-1(Basic Gates)

Introduction to logic gates and it's verification with truth table.


project.name
0 Stars     61 Views

project.name
0 Stars     41 Views

EXPERIMENT 1 A


project.name
0 Stars     13 Views

Gates


project.name
0 Stars     21 Views
User:

Gates

Puertas Logicas


project.name
0 Stars     40 Views

Verifying basic Gates

Verifying the truth tables of Basic and Universal Gates


project.name
0 Stars     32 Views

Verifying Basic Gates


project.name
0 Stars     38 Views

Verifying Basic Gates

Verification of basic gates


project.name
0 Stars     35 Views

Verifying basic gates

Representation of 7 logic gates.


project.name
0 Stars     44 Views
User:

Simple Logic Gates

Basic logic gates. Demonstrator for basic lectures on business information systems


project.name
0 Stars     26 Views

1Projeto

Meu primeiro projeto no CV


project.name
0 Stars     26 Views

LOGIC GATES


project.name
0 Stars     22 Views
User:

Verification of gates

verification of truth table


project.name
0 Stars     23 Views
User:

Al gates verify


project.name
1 Stars     23 Views
User:

Função majoritária

Função majoritária utilizando portas AND e OR


project.name
0 Stars     27 Views
User:

project.name
0 Stars     30 Views
User:

Somador Completo

Somador completo para somar 1 bit.


project.name
0 Stars     29 Views

Logic Gates


project.name
0 Stars     39 Views
User:

Experiment 1


project.name
0 Stars     34 Views

Basic Logic Gates

Basic circuits of all gates


project.name
0 Stars     12 Views
User:

24/08/21


project.name
0 Stars     37 Views

Basic Logic Gates


project.name
0 Stars     23 Views

project.name
0 Stars     25 Views
User:

practical 1

3 INPUT PRACTICAL


project.name
0 Stars     20 Views

Practical 1


project.name
0 Stars     7 Views

Firstorgate


project.name
0 Stars     18 Views

project.name
0 Stars     37 Views

project.name
0 Stars     36 Views

project.name
0 Stars     17 Views
User:

SREELAKSHMI M


project.name
1 Stars     19 Views
User:

Sreelakshmi M


project.name
1 Stars     13 Views
User:

project.name
0 Stars     17 Views
User:

project.name
0 Stars     15 Views
User:

project.name
0 Stars     16 Views
User:

project.name
0 Stars     18 Views

project.name
0 Stars     25 Views

project.name
0 Stars     20 Views
User:

Logic Gates


project.name
0 Stars     34 Views
User:

CIRCUIT DIAGRAM


project.name
0 Stars     21 Views
User:

project.name
0 Stars     5 Views
User:

project.name
0 Stars     36 Views

OR,AND,NOT,NOR,NAND,XOR,XNOR


project.name
0 Stars     25 Views

project.name
0 Stars     18 Views
User:

Familiarization of gates


project.name
0 Stars     19 Views
User:

NAND GATES

NAND GATE AS A UNIVERSAL GATE


project.name
0 Stars     20 Views
User:

NOR GATE

NOR GATE AS UNIVERSAL GATE


project.name
0 Stars     16 Views

project.name
0 Stars     18 Views

halfAdder

Half adder gate


project.name
0 Stars     38 Views
User:

Construction of Basic Gates, i.e. AND, OR, NOT, XOR using Universal Gate NAND


project.name
0 Stars     35 Views
User:

Construction of Basic Gates, i.e. AND, OR, NOT, XOR using Universal Gate NOR


project.name
0 Stars     23 Views

BasicGates

My first practice on Basic gates(AND,OR,NOT).


project.name
0 Stars     17 Views

Logic gates

These are logic gates


project.name
1 Stars     10 Views

Logic Gate Example


project.name
0 Stars     10 Views
User:

Lab 1


project.name
0 Stars     23 Views

GATES_TRUTH_TABLE


project.name
1 Stars     5 Views

AND-OR-NOT_VIVEKLOHAR

SLRTCE IE subject practical no.1


project.name
0 Stars     24 Views
User:

Circuts Homework 1-6

Correctly recreated the following circuits within your circuitverse.com account, then use the circuits you recreated to complete the following truth tables.


project.name
0 Stars     3 Views
User:

B20AI048_Scratch_XOR


project.name
0 Stars     14 Views

Exemplos de portas lógicas


project.name
0 Stars     20 Views

Portas lógicas principais.


project.name
0 Stars     7 Views

4 Bit ALU system


project.name
0 Stars     93 Views
User:

Simple Arithmetic Logic Unit


project.name
0 Stars     11 Views

NOT, AND y OR a NAND

Equivalencias a NAND de compuertas NOT, AND y OR para el trabajo Sumador de 4 bits con Compuertas Lógicas NAND.

Hecho por:

  • Natalia Andrea Álvarez Hoyos
  • Jean Carlo Montoya Castro
  • Sebastián Valencia Zapata
  • Alejandra Uribe Sierra

Estudiantes de la Universidad Nacional de Colombia. Semestre 2022-1. Asignatura Arquitectura de Computadores.


project.name
0 Stars     12 Views

ASSIGNMENT-1,NAND AND NOR GATES AS UNIVERSAL GATES


project.name
1 Stars     4 Views

Basic gates using universal gates


project.name
0 Stars     2 Views

Combinational Circuits


project.name
0 Stars     2 Views
User:

Riya_Roy_it2021004


project.name
0 Stars     10 Views

3-input Logic gates


project.name
0 Stars     4 Views
User:

Untitled


project.name
0 Stars     5 Views
User:

2


project.name
0 Stars     13 Views
User:

PROJECT 4


project.name
0 Stars     13 Views

PROJECT


project.name
0 Stars     12 Views

FULL ADDER AND SUBRACTOR


project.name
0 Stars     14 Views

Untitled


project.name
0 Stars     14 Views
User:

MULTIPLEXER


project.name
0 Stars     4 Views

BASIC GATES


project.name
0 Stars     12 Views

MULTIPLEXER


project.name
0 Stars     3 Views

Basic Logic Gates

Basic Logic Gates Simulating online


project.name
0 Stars     3 Views

Multiplexer (Selector)


project.name
0 Stars     12 Views

CP220 Lab 2a, 2b 23/9/2022 Automatic Door Circuit

Little circuit for auto door, 3 inputs, 1 output

NOT gate, AND gate (x2), OR gate


project.name
0 Stars     3 Views
User:

The main gates


project.name
0 Stars     3 Views
User:

simple encoder


project.name
0 Stars     3 Views
User:

Full-Adder using half-Adder


project.name
0 Stars     3 Views
User:

Full-Adder using Half-Adder blocks


project.name
0 Stars     3 Views

LOGIC GATES

VERIFYING THE TRUTH TABLES OF RESPECTIVE GATES.


project.name
0 Stars     9 Views

Logic Gates


project.name
0 Stars     6 Views

OR Gate


project.name
0 Stars     8 Views

OR Gate-Basic Gate


project.name
0 Stars     6 Views
User:

project.name
0 Stars     5 Views

OR gate

OR

project.name
1 Stars     18 Views

This is a Hexadecimal ALU with 6 status flags!

UF and OF are underflow and overflow respectivly 


project.name
0 Stars     4 Views

ANDOR


project.name
0 Stars     7 Views
User:

Shivam Kumar /Roll no.51/Section A.


project.name
0 Stars     4 Views
User:

XNOR Gate


project.name
0 Stars     3 Views
User:

OR Gate Using Nand Gate


project.name
0 Stars     3 Views
User:

OR GATE Using NOR GATE


project.name
0 Stars     5 Views

Basic Logic Gates

Fundamental logical functions are performed using basic logic gates. These are the fundamental components of integrated circuits.


project.name
0 Stars     3 Views

Simulación de Circuitos Digitales Ejercicio 2

Expresión simplificada de la función F(A, B, C, D, E)


project.name
0 Stars     2 Views

compuertas AND OR NOT

Éste es el ejercicio 1 de Laboratorio de Circuitos Digitales de la materia Tecnología de Computadores


project.name
0 Stars     3 Views
User:

OR Gate with NAND

Example of OR gate built with only NAND gates.


project.name
0 Stars     3 Views
User:

external practical


project.name
0 Stars     14 Views

8-bit Arithmetic Logic Unit (2

A simple 8-bit arithmetic logical unit.

The following commands are implemented:

Logic Operations:
[0] 000: OR
[1] 001: NAND
[2] 010:NOR
[3] 011: AND
Arithmetic Operations:
[4] 100: ADD
[5] 101: SUB

The two's complement for subtraction is implemented with a NOT Gate and an adder (which simply adds 1 to the negated input).


project.name
0 Stars     7 Views

8-bit Arithmetic Logic Unit (ALU)

A simple 8-bit arithmetic logical unit.

The following commands are implemented:

Logic Operations:
[0] 000: OR
[1] 001: NAND
[2] 010:NOR
[3] 011: AND
Arithmetic Operations:
[4] 100: ADD
[5] 101: SUB

The two's complement for subtraction uses the built in component.


project.name
0 Stars     3 Views

Gerbang Logika OR

Gerbang Logika OR ini memerlukan dua input untuk menghasilkan satu output. Gerbang Logika OR ini akan menghasilkan output 1 jika semua atau salah satu input merupakan bilangan biner 1. Sedangkan output akan menghasilkan 0 jika semua inputnya adalah bilangan biner 0.

Berikut adalah simulasi gerbang logika dasar OR :