Searched Projects

Other than most designs this design uses the principal of a shift-register instead of a counter. I need less components.

example

This circuit is regarding half adder.

full adder,logic gates

A computer made completely out of logic gates. Version 2. V1 can be found here: https://circuitverse.org/users/13948/projects/49969

Because of the limitations of the circuitverse.org simulator, and for easier use, some inbuilt components are used (like the 256-byte RAM module), but most of it is made up of OR, AND, NOT, XOR, NOR and NAND.

This project was originally made for my profile project. This is (or will be) version 2 of the 8-bit computer.

The complete adder can be realized using two semi-adders, the logic scheme is presented. Note that there is a common XOR circuit in the expressions: i and a ⊕b, so there may be this convenience

using to perform small cobra functions using an even smaller number of circuits.

1 bit full adder circuit with numerical output display

Puerta lógica XOR

Puerta mixta AND/XOR + puerta OR

my 2 nd assignment

you should laugh at a joke if it is funny, it is in good taste and it is not offensive to others or, if it is told by your professor (Regardless of it being funny or being in good taste) and it is not offensive to others. implement the situation using logic gates

The company safe should be unlocked only when Mr. jones is in the office or Mr. Evans is in the office, and only when the company is open for business and only when the security guard is present. implement only using NAND gates

8x1 multiplexer has 8 data input lines I₀, I₁, I₂, I₃, I₄, I₅, I₆, I₇, 3 select lines S₀, S₁, S₂ and one output, Y.

Truth Table for 8x1 Multiplexer

Data Select Input

Output

Y

S₂

S₁

S₀

0

0

0

I₀

0

0

1

I₁

0

1

0

I₂

0

1

1

I₃

1

0

0

I₄

1

0

1

I₅

1

1

0

I₆

1

1

1

I₇

1x8 de multiplexer has 1 input line I, 3 select lines S₀, S₁, S₂ and 8 outputs Y₀, Y₁, Y₂, Y₃, Y₄,Y₅, Y₆, Y₇

Truth Table of 1x8 DE MUX

Input

Data

S₂

S₁

S₀

Y₀

Y₁

Y₂

Y₃

Y₄

Y₅

Y₆

Y₇

D

0

0

0

D

0

0

0

0

0

0

0

D

0

0

1

0

D

0

0

0

0

0

0

D

0

1

0

0

0

D

0

0

0

0

0

D

0

1

1

0

0

0

D

0

0

0

0

D

1

0

0

0

0

0

0

D

0

0

0

D

1

0

1

0

0

0

0

0

D

0

0

D

1

1

0

0

0

0

0

0

0

D

0

D

1

1

1

0

0

0

0

0

0

0

D

The basic NAND gate RS flip flop circuit is used to store the data and thus provides feedback from both of its outputs again back to its inputs. The RS flip flop actually has three inputs, SET, RESET and its current output Q relating to its current state.

 Truth Table for RS flip –flop

Clk

R

S

Q

Q^’

0

X

X

Previous or Memory State

1

1

0

0

1

1

0

1

1

0

1

0

0

Previous or Memory State

1

1

1

Invalid State

A D flip flop has a single data input. This type of flip flop is obtained from the SR flip flop by connecting the R input through an inverter, and the S input is connected directly to data input. The modified clocked SR flip-flop is known as D-flip-flop and is shown below. From the truth table of SR flip-flop we see that the output of the SR flip-flop is in unpredictable state when the inputs are same and high. In many practical applications, these input conditions are not required. These input conditions can be avoided by making them complement of each other.

Truth Table for D flip-flop

Clk

D

Q

Q^’

0

1

Previous or memory state

0

1

1

0

0

1

1

1

1

0

In a RS flip-flop the input R=S=1 leads to an indeterminate output. The RS flip-flop circuit may be re-joined if both inputs are 1 than also the outputs are complement of each other as shown in characteristics table below.

Truth Table for JK flip-flop

Input

Output

Clk

J

K

Q

Q^’

0

X

X

Previous or Memory State

1

1

0

1

0

1

0

1

0

1

1

0

0

Previous or Memory State

1

1

1

Toggle State

T flip-flop is known as toggle flip-flop. The T flip-flop is modification of the J-K flip-flop. Both the JK inputs of the JK flip – flop are held at logic 1 and the clock signal continuous to change as shown in table below.

Truth Table of T flip-flop

Clk

T

Q

Q^’

0

1

Previous or memory state

0

0

1

0

1

1

Toggle state

thanks for checking out for any update contact me im also an ethical hacker and an os dev and an sr game engine dev so if you need any help check this list out

Circuit that detects if a number, encoded in binary (4 bits) belongs to the Fibonatti's sequence.

Circuito que detecta se um número codificado em 4 bits pertence a sequência de Fibonatti (in portuguese).

LOGIC GATES

LOGIC GATES

Es un contador del 1-9

Here is all of the 2º practice