project.name

BHAVYA VERMA

Member since: 6 months

Educational Institution: Not Entered

Country: Not Entered

4-Bit Adder

4-Bit Adder
Public
4-Bit Adder

Lab 1 : To learn and verify the truth table of the different logic gates

Lab 1 : To learn and verify the truth table of the different logic gates
Public
Lab 1 : To learn and verify the truth table of the different logic gates

4-bit comparator

4-bit comparator
Public
4-bit comparator

Rangkaian 4-bit SISO Shift Register

Rangkaian 4-bit SISO Shift Register
Public
Rangkaian 4-bit SISO Shift Register

Combinational Logic Circuits

Combinational Logic Circuits
Public
Combinational Logic Circuits

4-bit_sync_counter

4-bit_sync_counter
Public
4-bit_sync_counter

4 bit SIPO Shift Register

4 bit SIPO Shift Register
Public
4 bit SIPO Shift Register

4*4 RAM DESIGN

4*4 RAM DESIGN
Public
4*4 RAM DESIGN
No result image
BHAVYA VERMA doesn't have any favourites.
No result image
BHAVYA VERMA is not a collaborator of any project.