project.name

Yash Shrivastava

Member since: 2 years

Educational Institution: KIET GROUP OF INSITUTION, GHAZIABAD

Country: India

AND-Basic Gate

AND-Basic Gate
Public
project.name

OR GATE Using NAND Gate

OR GATE Using NAND Gate
Public
project.name

Half Adder-Combination Circuit

Half Adder-Combination Circuit
Public
project.name

NOT GATE-Basic Gate

NOT GATE-Basic Gate
Public
project.name

2*2 BIT BINARY MULTIPLEXER

2*2 BIT BINARY MULTIPLEXER
Public
project.name

4 BIT PARALLEL ADDER/SUBTRACTOR

4 BIT PARALLEL ADDER/SUBTRACTOR
Public
project.name

OR GATE Using NOR GATES

OR GATE Using NOR GATES
Public
project.name

FULL ADDER - Conditional Circuit

FULL ADDER - Conditional Circuit
Public
project.name

8*1 MULTIPLEXER

8*1 MULTIPLEXER
Public
project.name

4*1 DEMULTIPLEXER

4*1 DEMULTIPLEXER
Public
project.name

1*8 DEMULTIPLEXER

1*8 DEMULTIPLEXER
Public
project.name

Binary To Gray Code Conversion

Binary To Gray Code Conversion
Public
project.name

Gray To Binary Code Coversion

Gray To Binary Code Coversion
Public
project.name

Full Subtractor- Circuit Diagram

Full Subtractor- Circuit Diagram
Public
project.name

Full Adder Using 2 Half Adder

Full Adder Using 2 Half Adder
Public
project.name

LOOK AHEAD CARRY ADDER

LOOK AHEAD CARRY ADDER
Public
project.name

INTERNAL PRACTICAL(10/02/23)

INTERNAL PRACTICAL(10/02/23)
Public
project.name

2 TO 4 DECODER

2 TO 4 DECODER
Public
project.name

4*1 MULTIPLEXER

4*1 MULTIPLEXER
Public
project.name

XOR GATE-Special Gate

XOR GATE-Special Gate
Public
project.name

NAND GATE-Universal Gate

NAND GATE-Universal Gate
Public
project.name

DESIGN A 2-BIT ARITHMETIC LOGIC UNIT.

DESIGN A 2-BIT ARITHMETIC LOGIC UNIT.
Public
project.name

OR Gate-Basic Gate

OR Gate-Basic Gate
Public
project.name

XNOR GATE-Special Gate

XNOR GATE-Special Gate
Public
project.name

NOR Gate-Universal Gate

NOR Gate-Universal Gate
Public
project.name

Design a 2-bit Arithmetic Logic Units(One Stage)

Design a 2-bit Arithmetic Logic Units(One Stage)
Public
project.name

HALF SUBTRACTOR- Conditional Circuits

HALF SUBTRACTOR- Conditional Circuits
Public
project.name

3 TO 8 ENCODER

3 TO 8 ENCODER
Public
project.name

4 TO 2 ENCODER

4 TO 2 ENCODER
Public
project.name

3 TO 8 DECODER

3 TO 8 DECODER
Public
project.name

NOT GATE Using NAND GATE

NOT GATE Using NAND GATE
Public
project.name

AND GATE Using NAND Gate

AND GATE Using NAND Gate
Public
project.name
No result image
Yash Shrivastava doesn't have any favourites.
No result image
Yash Shrivastava is not a collaborator of any project.