Member since: 3 years
Educational Institution: GLA UNIVERSITY MATHURA
Country: India
2 BIT SYSCHRONOUS COUNTER
2 BIT SYSCHRONOUS COUNTERShift Register
Shift RegisterUntitled
UntitledBCD COUNTER
BCD COUNTERFULL-ADDER
FULL-ADDERHALF SUBSTRACTOR
HALF SUBSTRACTORVerification of gates
Verification of gatesHALF-ADDER
HALF-ADDERUNIVERSAL GATES
UNIVERSAL GATESmod 5 COUNTER
mod 5 COUNTERSeven hex` display
Seven hex` displayFULL SUBSTRACTOR
FULL SUBSTRACTOR