project.name

Vivek Kumar

Member since: 591 days

Educational Institution: GLA UNIVERSITY MATHURA

Country: India

FULL SUBSTRACTOR

FULL SUBSTRACTOR
Public
FULL SUBSTRACTOR

UNIVERSAL GATES

UNIVERSAL GATES
Public
UNIVERSAL GATES

2 BIT SYSCHRONOUS COUNTER

2 BIT SYSCHRONOUS COUNTER
Public
2 BIT SYSCHRONOUS COUNTER

Shift Register

Shift Register
Public
Shift Register

mod 5 COUNTER

mod 5 COUNTER
Public
mod 5 COUNTER

Untitled

Untitled
Public
Untitled

BCD COUNTER

BCD COUNTER
Public
BCD COUNTER

Seven hex` display

Seven hex` display
Public
Seven hex` display

FULL-ADDER

FULL-ADDER
Public
FULL-ADDER

HALF SUBSTRACTOR

HALF SUBSTRACTOR
Public
HALF SUBSTRACTOR

Verification of gates

Verification of gates
Public
Verification of gates

HALF-ADDER

HALF-ADDER
Public
HALF-ADDER
No result image
Vivek Kumar doesn't have any favourites.
No result image
Vivek Kumar is not a collaborator of any project.