project.name

Ujjwal Kar

Member since: 4 years

Educational Institution: Bengal Institute of Technology

Country: India

Full Adder and Subtractor using Half

Full Adder and Subtractor using Half
Public
project.name

Multiplexer

Multiplexer
Public
project.name

HALF ADDER AND HALF SUBTRACTORR

HALF ADDER AND HALF SUBTRACTORR
Public
project.name

Untitled

Untitled
Public
project.name

BCD Adder

BCD Adder
Public
project.name

multx

multx
Public
project.name

ALU

ALU
Public
project.name

ALU

ALU
Public
project.name

4 bit Adder-subtractor unit

4 bit Adder-subtractor unit
Public
project.name

ALU

ALU
Public
project.name

Cascade two 4:1 Multiplexers to implement an 8:1 Mux.

Cascade two 4:1 Multiplexers to implement an 8:1 Mux.
Public
project.name

Design and simulate a 4 input decrementer circuit.

Design and simulate a 4 input decrementer circuit.
Public
project.name

Half Adder Half Subtractor

Half Adder Half Subtractor
Public
project.name

Design and Realiization of Basic Logic gates

Design and Realiization of Basic Logic gates
Public
project.name
No result image
Ujjwal Kar doesn't have any favourites.
No result image
Ujjwal Kar is not a collaborator of any project.