project.name

ANSH VARSHNEY

Member since: 1 year

Educational Institution: Not Entered

Country: Not Entered

4x4 memory cell design

4x4 memory cell design
Public
project.name

4-bit_sync_counter

4-bit_sync_counter
Public
project.name

wallace tree adder

wallace tree adder
Public
project.name

@ 2-BIT COMBINATIONAL MULTIPLIER

@ 2-BIT COMBINATIONAL MULTIPLIER
Public
project.name

4 bit SIPO Shift Register

4 bit SIPO Shift Register
Public
project.name

PISO SHIFT REGISTER

PISO SHIFT REGISTER
Public
project.name

4-Bit Shift Register (RS)

4-Bit Shift Register (RS)
Public
project.name

4 Bit Magnitude Comparator

4 Bit Magnitude Comparator
Public
project.name

Lab 2: Full Adder From 2 half Adders

Lab 2: Full Adder From 2 half Adders
Public
project.name

Lab 3: To study design and simulate a 4 bi carry look ahead adder

Lab 3: To study design and simulate a 4 bi carry look ahead adder
Public
project.name

File Operations

File Operations
Public
project.name

Lab 4 : 4-Bit counter

Lab 4 : 4-Bit counter
Public
project.name

4-Bit Booth Multiplier

4-Bit Booth Multiplier
Public
project.name

All circuit

All circuit
Public
project.name

All circuit

All circuit
Public
project.name

4 Bit Carry Look ahead adder

4 Bit Carry Look ahead adder
Public
project.name

4 bit PIPO shift Register

4 bit PIPO shift Register
Public
project.name

Lab NO.1 : To learn study and verify the truth table of different logic gates

Lab NO.1 : To learn study and verify the truth table of different logic gates
Public
project.name

carry look aheas

carry look aheas
Public
project.name

4 BIT ALU

4 BIT ALU
Public
project.name
No result image
ANSH VARSHNEY doesn't have any favourites.
No result image
ANSH VARSHNEY is not a collaborator of any project.