Searched Projects

Tags: NOR

project.name
0 Stars     79 Views
User:
User Image Arya Patel

LED_NOR

NOR
View
Here we have used nor gate to see what happens when we give nor gate different inputs and result is seen on the LED.
project.name
0 Stars     72 Views
User:
User Image Arya Patel

OR_NOR

OR NOR
View
Here, we have used three NOR gates to design an OR gate.
project.name
0 Stars     73 Views
User:
User Image Arya Patel

AND_NOR

AND NOR
View
Here, we have used two NOR gates to design an AND gate.
project.name
0 Stars     40 Views
User:
User Image Diego

COMPUERTAS

AND OR NOT NOR NAND
View
project.name
0 Stars     47 Views
User:
User Image Shatanshu Agarwal

Experiment-1

AND OR NOT NAND NOR XOR XNOR
View

1. AND

2. OR

3. NOT

4. NAND

5. NOR

6. XOR

7. XNOR

project.name
0 Stars     42 Views
User:
User Image SAHIL Jain

EXP-1 SAHIL JAIN

GATES (AND NOT OR NOR EX-OR EX-NOR)
View
project.name
0 Stars     44 Views
User:
User Image Sanya Tyagi

GATES

AND OR NOT NAND NOR EX-OR EX-NOR
View
project.name
0 Stars     42 Views
User:
User Image AKASHDEEP GUPTA

logic gates

(AND OR NOT NAND NOR Ex-OR and Ex-NOR).
View
project.name
0 Stars     48 Views
User:
User Image Sameer Alam

Basic gates from NAND gate

AND OR NOR NAND
View
project.name
0 Stars     34 Views
User:
User Image Alfina Graceline J

AND

NAND NOR
View
project.name
0 Stars     39 Views
User:
User Image Yadnika wagh

Basic Logic Gates

NOT AND OR NAND NOR XNOR
View

This project is regarding OR , NOT , AND , NAND , NOR , XNOR , XOR ,

project.name
0 Stars     44 Views
User:
User Image D_2061008_M.Maria Anish

aMISH Q1

QUESTION 1 NAND NOR XNOR
View
project.name
0 Stars     37 Views
User:
User Image D_2061008_M.Maria Anish

2061008 m.anish q4

q4 AND NAND NOR
View

q4

project.name
0 Stars     48 Views
User:
User Image ROHITHA KA

FAMILIRIZATION OF LOGIC GATES

OR AND NAND NOT NOR
View
project.name
0 Stars     37 Views
User:
User Image ANUSHIKA P J

FAMILIARISATION OF CIRCUITS

AND OR NAND NOR XNOR XOR NOT
View

Result: Familiarisation with logic gates through virtual lab successfully completed.

project.name
0 Stars     52 Views
User:
User Image ANUSHIKA P J

FAMILIARISATION OF LOGIC GATES USING UNIVERSAL GATES

AND OR NAND NOR XNOR XOR NOT USING NAND AND NOR
View

RESULT: Familiarised different logic gates using universal gates (AND gate only as well as NOR gate) using virtual lab.

project.name
0 Stars     43 Views
User:
User Image ANUSHIKA P J

HALF AND FULL ADDER

AND OR NAND NOR XNOR XOR NOT
View

Successfully completed half and full adder using gates and universal gates.

project.name
0 Stars     48 Views
User:
User Image Jasper Ian Guanlao

Flip-Flops

Flip Flops S-C S-R J-K NAND NOR Clock T D
View

Flipflops

project.name
0 Stars     42 Views
User:
User Image Uğurcan Erdoğan

NOR Gate and derivatives

nor NOR gates boolean
View
project.name
1 Stars     38 Views
User:
User Image Rekha Rani

EXPERIMENT 1

AND OR NOR XOR NOT GATE
View
project.name
0 Stars     53 Views
User:
User Image Chrilosoph

ALU_ROrg2021

ALU AND OR NAND NOR ADD SUB
View

Rechnerorganisation TU Berlin WS2021

project.name
0 Stars     38 Views
User:
User Image Rohit Kumar Chaurasia

lOGIC GATES

AND OR NOT XOR NAND NOR XNOR
View
project.name
0 Stars     44 Views
User:
User Image Narendran S

Logic GATES

logic gates AND OR NOT EXOR NAND NOR
View
project.name
0 Stars     24 Views
User:
User Image Purnadip Manna

XOR_using_NOR

XOR NOR XOR_using_NOR
View
project.name
0 Stars     56 Views
User:
User Image Michelle Lo

From NAND to Tetris Ch.1

NOT AND NAND OR NOR XOR XNOR
View
project.name
0 Stars     27 Views
User:
User Image 340_Sajia Bintea Jahangir

Verify the univarsality of NAND & NOR gates

NAND NOR
View

Experiment 1

project.name
0 Stars     57 Views
User:
User Image Chirantan Basu

CO LAB

AND OR NOT NAND NOR XOR XNOR HALF ADDER HALF SUBTRACTOR FULL ADDER FULL SUBTRACTOR RIPPLE CARRY ADDER BCD CARRY LOOK AHEAD BINARY INCREMENTER BINARY DECREMENTER ADDER SUBTRACTOR 4:2 DECODER 2:1MUX
View
project.name
0 Stars     24 Views
User:
User Image srushti khandare

NOR

NOR
View
project.name
0 Stars     37 Views
User:
User Image YAZID K P (RA1911018010071)

EXPERIMENT 1 A

AND OR NAND NOT NOR XOR X-NOR A
View
project.name
0 Stars     12 Views
User:
User Image Anmol Kumar Shrivastava

Gates

AND NAND NOR OR
View
project.name
0 Stars     37 Views
User:
User Image JOEL GREGORY RAJAN MBT19CS067

Verifying basic Gates

AND NAND OR NOR NOT XOR XNOR
View

Verifying the truth tables of Basic and Universal Gates

project.name
0 Stars     31 Views
User:
User Image P HYAREEN LINDA MBT19CS092

Verifying Basic Gates

AND OR NOT NOR NAND XOR XNOR
View
project.name
0 Stars     37 Views
User:
User Image Varun Ajith Sivaram

Verifying Basic Gates

AND OR NOT NAND NOR XOR XNOR
View

Verification of basic gates

project.name
0 Stars     32 Views
User:
User Image MBT19CS119 VAISAKH R S

Verifying basic gates

AND NAND OR NOR NOT XOR XNOR
View

Representation of 7 logic gates.

project.name
0 Stars     24 Views
User:
User Image YASHWANTH KRISHNAN B

LOGIC GATES

AND OR NOT NAND NOR
View
project.name
0 Stars     20 Views
User:
User Image Vivek Kumar

Verification of gates

AND NOT OR NAND NOR XOR
View

verification of truth table

project.name
0 Stars     20 Views
User:
User Image RAJ KUMAR

Al gates verify

AND OR NOR NAND NOT
View
project.name
0 Stars     24 Views
User:
User Image chiranjeevi

logic gates

NOT AND OR XOR NAND NOR XNOR Gates
View
project.name
0 Stars     25 Views
User:
User Image BALAMURUGAN J CSEUG-2020

Logic Gates

AND OR NOT NOR XOR XNOR
View
project.name
0 Stars     36 Views
User:
User Image Umesh

Experiment 1

AND OR NOT NAND NOR XOR XNOR
View

project.name
0 Stars     32 Views
User:
User Image Anshuman Srivastava

Basic Logic Gates

Gates AND OR NOT XOR NAND NOR XNOR
View

Basic circuits of all gates

project.name
0 Stars     29 Views
User:
User Image Aryan Upadhyay

ALL GATES USING NOR GATE

Gates NOR
View

All gates using NOR universal gate.

project.name
0 Stars     35 Views
User:
User Image SHIVANAND JHA

Basic Logic Gates

NOT AND OR NAND NOR XNOR XOR.
View
project.name
0 Stars     20 Views
User:
User Image 2060655_Gaurav singh

Experiment 1

Q1:- Realize the truth table for AND OR NOT NAND NOR EXOR Q2:- Obtain the output for y=(AB+C)'+(A'+B'+C')
View
project.name
0 Stars     15 Views
User:
User Image KRISHNAPRIYA M S

EXPERIMENT:1

LOGIC GATES [NOT AND OR NOR NAND EX-OR]
View
project.name
0 Stars     35 Views
User:
User Image soumyanetra Chakraborty 43

LOGIC

AND OR NOT NAND NOR XOR XNOR
View
project.name
0 Stars     33 Views
User:
User Image soumyanetra Chakraborty 43

LOGIC

AND OR NOT NAND NOR XOR XNOR
View
project.name
0 Stars     34 Views
User:
User Image MUHAMMED ANAS P

experiment 1

to familiarize the gates (NOT NOR XOR AND NAND OR)
View
project.name
0 Stars     15 Views
User:
User Image shanoon m

EXPERIMENT 1

LOGIC GATES[NOT OR NOR NAND EX-OR]
View

SREELAKSHMI M

project.name
1 Stars     16 Views
User:
User Image shanoon m

EXPERIMENT 1

LOGIC GATES[NOT OR NOR NAND EX-OR]
View

Sreelakshmi M

project.name
1 Stars     12 Views
User:
User Image shanoon m

EXPERIMENT 1

LOGIC GATES[NOT OR NOR NAND EX-OR]
View
project.name
0 Stars     14 Views
User:
User Image shanoon m

EXPERIMENT 1

LOGIC GATES[NOT OR NOR NAND EX-OR]
View
project.name
0 Stars     12 Views
User:
User Image shanoon m

EXPERIMENT 1

LOGIC GATES[NOT OR NOR NAND EX-OR]
View
project.name
0 Stars     13 Views
User:
User Image shanoon m

EXPT NO 2

LOGIC GATES[NOT OR NOR NAND EX-OR]
View
project.name
0 Stars     16 Views
User:
User Image Himanshu Mishra

first

AND OR NOT NAND NOR XOR XNOR
View
project.name
0 Stars     21 Views
User:
User Image AnupamSingh_30042

Exp1

AND OR NOT XOR XNOR NAND NOR
View
project.name
0 Stars     18 Views
User:
User Image Ayush Raj

Logic Gates

AND OR NOT NOR NAND XOR XNOR
View
project.name
0 Stars     29 Views
User:
User Image ABHISHEK KUMAR SINGH

Project 2 : 30/09/2021

COA LAB On NAND NOR NOT XOR E-XOR Logic Gates
View
project.name
0 Stars     28 Views
User:
User Image Fiza0069

CIRCUIT DIAGRAM

AND OR NOT NAND NOR XOR XNOR
View
project.name
0 Stars     19 Views
User:
User Image Mahima

GATES

AND OR NOR NAND XOR XNOR NOT
View
project.name
0 Stars     28 Views
User:
User Image Kshitij Goyal

Gates

OR AND NOT NOR NAND XOR XNOR
View

OR,AND,NOT,NOR,NAND,XOR,XNOR

project.name
0 Stars     18 Views
User:
User Image Harsha Challagulla

SR Latch

SR LATCH NOR NAND
View
project.name
0 Stars     22 Views
User:
User Image GURAMPATI SRINIVASULUREDDY

GATES

AND OR NOT NAND NOR XOR
View
project.name
0 Stars     17 Views
User:
User Image Seethal S

Familiarization of gates

AND OR NOT NOR NAND XOR XNOR
View
project.name
0 Stars     17 Views
User:
User Image Amit Kumar

NAND GATES

NOT AND OR NOR XOR XNOR
View

NAND GATE AS A UNIVERSAL GATE

project.name
0 Stars     18 Views
User:
User Image Amit Kumar

NOR GATE

NOT OR NAND NOR XOR XNOR
View

NOR GATE AS UNIVERSAL GATE

project.name
0 Stars     31 Views
User:
User Image Pritam K.

EXPERIMENT 1A ii

Basic Gates Universal Gates NOR NOT OR AND
View

Construction of Basic Gates, i.e. AND, OR, NOT, XOR using Universal Gate NOR

project.name
0 Stars     23 Views
User:
User Image Abhishek Mishra

Universal Gates

NAND NOR
View

Working properly


project.name
0 Stars     15 Views
User:
User Image Florence Ighravwe

Logic gates

AND NAND OR NOR NOT XOR XNOR
View

These are logic gates

project.name
0 Stars     20 Views
User:
User Image BT20ECE090_SHAIKRAFEE

GATES_TRUTH_TABLE

AND OR NOR XOR XNOR GATES
View
project.name
0 Stars     8 Views
User:
User Image Kumar Saksham

NOR and XOR

NOR XOR
View

NOR and XOR Gates implementation

project.name
0 Stars     21 Views
User:
User Image Himanshu Nautiyal

Experiment-2-VERIFY BASIC , UNIVERSAL, EX-OR AND EX-NOR GATE .

NOR EX-OR
View
project.name
0 Stars     11 Views
User:
User Image Vinicius Antunes

Exemplos de portas lógicas

Exemplo Portas AND OR NAND NOR
View
project.name
0 Stars     6 Views
User:
User Image Nisa Rahayu

Soal 1 NOR menjadi AND

NOR
View
project.name
0 Stars     8 Views
User:
User Image Nisa Rahayu

Soal 1. NOR menjadi OR

NOR
View
project.name
0 Stars     7 Views
User:
User Image Nisa Rahayu

Soal 1. NOR menjadi NOT

NOR
View
project.name
0 Stars     8 Views
User:
User Image Manish Shrestha

NAND and NOR as Other gates

NAND NOR Universal gate
View
project.name
0 Stars     63 Views
User:
User Image Pritam K.

1-BIT ALU CIRCUIT

Basic Gates ALU AND OR NOR XOR 4:1 Multiplexer
View

Simple Arithmetic Logic Unit

project.name
0 Stars     1 Views
User:
User Image Pranjali Singh

Basic gates using universal gates

NAND NOR OR AND NOT
View
project.name
0 Stars     6 Views
User:
User Image KAIF SHAHEEM J

3-input Logic gates

AND OR NAND NOR XOR XNOR
View
project.name
0 Stars     1 Views
User:
User Image Akrom Abdulvokhidov

Basic Logic Gates

AND OR NOT NAND NOR
View

Basic Logic Gates Simulating online

project.name
0 Stars     2 Views
User:
User Image Basant Yahya

The main gates

[NOT AND OR NAND NOR XOR XNOR)
View
project.name
0 Stars     9 Views
User:
User Image Joey Bennett

D Latch

D Latch Clock NOR
View
project.name
0 Stars     1 Views
User:
User Image AnkushKumarVerma

LOGIC GATES

AND OR NOT XOR NAND NOR XNOR
View

VERIFYING THE TRUTH TABLES OF RESPECTIVE GATES.

project.name
0 Stars     4 Views
User:
User Image Ayush Kukreti

Logic Gates

AND OR NOT NOR NAND EX-OR EX-NOR
View
project.name
0 Stars     4 Views
User:
User Image Akarsh Mishra

NOR Gate

NOR Gate
View
project.name
0 Stars     5 Views
User:
User Image Yash Shrivastava

NOR Gate-Universal Gate

NOR NOR GATE Universal Gate
View
project.name
0 Stars     3 Views
User:
User Image Karel Soběhart

NOR gate

NOR
View
project.name
0 Stars     4 Views
User:
User Image Shivam Kumar

Shivam Kumar /Roll no.51/Section A.

AND OR NOT NOR NAND ExOR ExNOR Gate.
View
project.name
0 Stars     1 Views
User:
User Image Shakil Ahmed

OR GATE Using NOR GATE

OR NOR
View
project.name
0 Stars     1 Views
User:
User Image Shakil Ahmed

AND GATE Using NOR GATE

AND NOR
View
project.name
0 Stars     9 Views
User:
User Image Shakil Ahmed

(B'+A'C)' Using Nand Gate And Nor Gate

(B'+A'C)' NAND NOR
View
project.name
0 Stars     7 Views
User:
User Image Shakil Ahmed

w’x’y + y’z + (x+z’)

w’x’y + y’z + (x+z’) NAND NOR
View
project.name
0 Stars     1 Views
User:
User Image N.Adithya Sharma

Universal gates using NOR Gate

NOR
View
project.name
0 Stars     1 Views
User:
User Image suneet kumar

external practical

OR AND NAND NOR EX-OR EX-NOR
View

Follow us on:

Facebook Logo Twitter Logo LinkedIn Logo
Simulator
Learn
Blog
Examples
Log in
Documentation
Contribute
Teachers
About
Forum
Brought to you by:
Hosting Sponsor:
Marketed by:
Developed By:

Copyright © 2023 CircuitVerse, All rights reserved.