Member since: 3 months
Educational Institution: ajay kumar garg engineering college ghaziabad
Country: India
implementation of ALU
implementation of ALURTL
RTL4 bit input output system
4 bit input output system4X1 multiplexer
4X1 multiplexerLOGIC GATES
LOGIC GATESLOGIC GATE
LOGIC GATE3:8 Decoder
3:8 Decoderbinary to gray
binary to gray8X1 MUX
8X1 MUXimplementation of ALU
implementation of ALU4 bits carry look ahead adder
4 bits carry look ahead addergray to binary
gray to binary