DATE- 23.07.2024
EXPERIMENT 1 -VERIFICATION OF BASIC LOGIC GATES
Exp 2 -
Design of 8:1 Multiplexar and 3:8 Decorder
Date- 30.07.2024