Searched Projects

Tags: Logic Gate

project.name
0 Stars     38 Views
User:
User Image Michael Gordon

CyberTruck

CyberTruck
Logic Gate
View
project.name
1 Stars     44 Views
User:
User Image Rizan

Rizan_Gate01

Rizan_Gate01
Logic Gate Example logic gates combinational gates
View

AND & OR Gates

project.name
1 Stars     42 Views
User:
User Image AGUSTIN JEBAKUMAR V

1.) Study of Logic Gates

1.) Study of Logic Gates
Logic Gate
View
project.name
2 Stars     228 Views
User:
User Image S.M. RIYAD

Experiment-3.1: De Morgan's Laws (1st Theorem) using the logic gates.

Experiment-3.1: De Morgan's Laws (1st Theorem) using the logic gates.
De Morgan's Laws De Morgan's Law De Morgan's Theorems De Morgan's Theorem De Morgan's first Theorem De Morgan's 1st Theorem De Morgan's second Theorem De Morgan's 2nd Theorem Logic Gates Logic Gate NOR Gate NOT Gate AND Gate 7402 IC 7404 IC 7408 IC..
View
project.name
0 Stars     32 Views
User:
User Image Alli

Assignment 1

Assignment 1
Logic Gate
View
project.name
0 Stars     65 Views
User:
User Image Vishal

Morse Code

Morse Code
Morse Code Logic Gates Projects Logic Gate Morse Code using Gates
View
project.name
0 Stars     20 Views
User:
User Image วรวิชญ์ ประมาณ

Logic

Logic
Logic Gate
View
project.name
0 Stars     22 Views
User:
User Image ณิชากร วุฒิ

Logic

Logic
Logic Gate
View
project.name
0 Stars     19 Views
User:
User Image กิตติพล สวยสด

Logic

Logic
Logic Gate
View
project.name
0 Stars     23 Views
User:
User Image กิตติพล สวยสด

lap1.1

lap1.1
Logic Gate
View
project.name
0 Stars     20 Views
User:
User Image ณิชากร วุฒิ

Lab1.1

Lab1.1
Logic Gate
View
project.name
0 Stars     18 Views
User:
User Image กิตติพล สวยสด

lap1.2

lap1.2
Logic Gate
View
project.name
0 Stars     20 Views
User:
User Image ณิชากร วุฒิ

Lab1.2

Lab1.2
Logic Gate
View
project.name
0 Stars     21 Views
User:
User Image กิตติพล สวยสด

lap1.3

lap1.3
Logic Gate
View
project.name
0 Stars     18 Views
User:
User Image ณิชากร วุฒิ

Lab1.3

Lab1.3
Logic Gate
View
project.name
0 Stars     25 Views
User:
User Image Abdulhadi Muntashir

Iyh

Iyh
Logic Gate
View
project.name
0 Stars     17 Views
User:
User Image ณิชากร วุฒิ

Lab2

Lab2
Logic Gate
View
project.name
0 Stars     14 Views
User:
User Image ณิชากร วุฒิ

Lab2.1

Lab2.1
Logic Gate
View
project.name
0 Stars     14 Views
User:
User Image ณิชากร วุฒิ

Lab2.2

Lab2.2
Logic Gate
View
project.name
0 Stars     19 Views
User:
User Image ณิชากร วุฒิ

Lab2.3

Lab2.3
Logic Gate
View
project.name
0 Stars     16 Views
User:
User Image กิตติพล สวยสด

lap2

lap2
Logic Gate
View
project.name
0 Stars     17 Views
User:
User Image ณิชากร วุฒิ

Lab2.4

Lab2.4
Logic Gate
View
project.name
0 Stars     17 Views
User:
User Image ณิชากร วุฒิ

Lab2.5

Lab2.5
Logic Gate
View
project.name
0 Stars     19 Views
User:
User Image กิตติพล สวยสด

lab3

lab3
Logic Gate
View
project.name
0 Stars     14 Views
User:
User Image ณิชากร วุฒิ

Lab3

Lab3
Logic Gate
View
project.name
0 Stars     25 Views
User:
User Image Munthia Diaz Lestari

Gerbang Logika OR

Gerbang Logika OR
Logic Gate OR
View

Gerbang Logika OR ini memerlukan dua input untuk menghasilkan satu output. Gerbang Logika OR ini akan menghasilkan output 1 jika semua atau salah satu input merupakan bilangan biner 1. Sedangkan output akan menghasilkan 0 jika semua inputnya adalah bilangan biner 0.

Berikut adalah simulasi gerbang logika dasar OR :

project.name
0 Stars     27 Views
User:
User Image Munthia Diaz Lestari

Gerbang Logika NOT

Gerbang Logika NOT
Logic Gate NOT
View

Gerbang Logika NOT ini berfungsi sebagai pembalik keadaan. Jika input bernilai 1 maka outputnya akan bernilai 0 dan begitu juga sebaliknya.

Berikut adalah simulasi gerbang logika dasar NOT :

project.name
0 Stars     26 Views
User:
User Image Munthia Diaz Lestari

Gerbang Logika NAND

Gerbang Logika NAND
Logic Gate NAND
View

Gerbang Logika NAND ini adalah gabungan dari gerbang AND dan gerbang NOT. Karena itu output yang dihasilkan dari gerbang NAND ini adalah kebalikan dari gerbang AND.

Berikut adalah simulasi gerbang logika dasar NAND :

project.name
0 Stars     25 Views
User:
User Image Munthia Diaz Lestari

Gerbang Logika NOR

Gerbang Logika NOR
Logic Gate NOR
View

Gerbang Logika NOR ini adalah gabungan dari gerbang OR dan gerbang NOT. Sehingga output yang dihasilkan dari gerbang NOR ini adalah kebalikan dari gerbang OR.

Berikut adalah simulasi gerbang logika dasar NOR :

project.name
0 Stars     82 Views
User:
User Image Munthia Diaz Lestari

Gerbang logika XOR

Gerbang logika XOR
Logic Gate XOR
View

Gerbang Logika XOR ini memerlukan dua input untuk menghasilkan satu output. Jika input berbeda (misalkan: input A=1, input B=0) maka output yang dihasilkan adalah bilangan biner 1. Sedangkan jika input adalah sama maka akan menghasilkan output dengan bilangan biner 0.

Berikut adalah simulasi gerbang logika dasar XOR :

project.name
0 Stars     279 Views
User:
User Image Munthia Diaz Lestari

Gerbang Logika XNOR

Gerbang Logika XNOR
Logic Gate XNOR
View

Gerbang Logika XNOR ini memerlukan dua input untuk menghasilkan satu output. Jika input berbeda (misalkan: input A=1, input B=0) maka output yang dihasilkan adalah bilangan biner 0. Sedangkan jika input adalah sama maka akan menghasilkan output dengan bilangan biner 1.

Berikut adalah simulasi gerbang logika dasar XNOR :

project.name
0 Stars     24 Views
User:
User Image กิตติพล สวยสด

LAP3

LAP3
Logic Gate
View
project.name
0 Stars     14 Views
User:
User Image กิตติพล สวยสด

lap4

lap4
Logic Gate
View
project.name
0 Stars     25 Views
User:
User Image กิตติพล สวยสด

Untitled

Untitled
Logic Gate
View
project.name
0 Stars     17 Views
User:
User Image วรวิชญ์ ประมาณ

Final 1

Final 1
Logic Gate
View
project.name
0 Stars     33 Views
User:
User Image กิตติพล สวยสด

final test

final test
Logic Gate
View
project.name
0 Stars     16 Views
User:
User Image วรวิชญ์ ประมาณ

Final1.2

Final1.2
Logic Gate
View
project.name
0 Stars     15 Views
User:
User Image วรวิชญ์ ประมาณ

Final 1.3

Final 1.3
Logic Gate
View
project.name
0 Stars     15 Views
User:
User Image วรวิชญ์ ประมาณ

Final2.1

Final2.1
Logic Gate
View
project.name
0 Stars     11 Views
User:
User Image วรวิชญ์ ประมาณ

Final2.2

Final2.2
Logic Gate
View
project.name
0 Stars     13 Views
User:
User Image วรวิชญ์ ประมาณ

Final2.3

Final2.3
Logic Gate
View
project.name
0 Stars     18 Views
User:
User Image วรวิชญ์ ประมาณ

Final3.2

Final3.2
Logic Gate
View
project.name
0 Stars     18 Views
User:
User Image วรวิชญ์ ประมาณ

Final3.1

Final3.1
Logic Gate
View
project.name
1 Stars     15 Views
User:
User Image วรวิชญ์ ประมาณ

Final

Final
Logic Gate
View
project.name
0 Stars     16 Views
User:
User Image วรวิชญ์ ประมาณ

Test

Test
Logic Gate
View
project.name
0 Stars     27 Views
User:
User Image Sankalp Singh

full adder

full adder
Logic Gate
View
project.name
0 Stars     14 Views
User:
User Image Sankalp Singh

half adder

half adder
Logic Gate
View
project.name
0 Stars     27 Views
User:
User Image Kain

Simple Logic Gate Arithmetic

Simple Logic Gate Arithmetic
Logic Gate Adder Subtractor Two's complement Increment Arithmetic
View
project.name
0 Stars     7 Views
User:
User Image SARTHAK GOEL

3*8 Decoder

3*8 Decoder
3x8 Decoder Decoder 3-to-8 Decoder Digital Decoder Binary Decoder 3-bit Input 8 Output Lines Logic Gate
View

A 3-to-8 decoder using AND and NOT gates takes a 3-bit binary input and activates one of eight outputs based on the input value. It uses NOT gates to generate the inverted versions of the input bits, and AND gates to create the output lines, where each output corresponds to a unique combination of input bits and their inversions.

project.name
0 Stars     5 Views
User:
User Image SARTHAK GOEL

Full Subtractor

Full Subtractor
Full Subtractor Subtractor Digital Subtractor Binary Subtraction Subtraction Circuit 1-bit Subtraction Borrow Difference Half Subtractor Binary Arithmetic Logic Gate Subtraction Operation
View

A full subtractor is a digital circuit that subtracts two binary bits, accounting for a borrow input, and produces a difference and a borrow output. It has three inputs (minuend, subtrahend, borrow-in) and two outputs (difference and borrow-out).

project.name
0 Stars     18 Views
User:
User Image SARTHAK GOEL

1-Bit ALU

1-Bit ALU
1-bit ALU Arithmetic Logic Unit ALU Digital Circuit Logic Gate Binary Arithmetic Bitwise Operations Bitwise AND Bitwise OR Bitwise XOR Addition Multiplexing Logic Operation Full Adder Arithmetic Operations Boolean Algebra Arithmetic Logic Unit Design
View

A 1-bit ALU performs basic arithmetic and logic operations on single-bit inputs.

project.name
0 Stars     10 Views
User:
User Image Siddharth (Xeanok)

Siddhant Patil

Siddhant Patil
Logic Gate
View

Follow us on:

Facebook Logo Twitter Logo Linkedin Logo Youtube Logo Github Logo
Simulator
Learn
Blog
Examples
Log in
Documentation
Contribute
Teachers
About
Api
FAQ
Incubated From:

Copyright © 2024 CircuitVerse, All rights reserved.