Member since: 3 months
Educational Institution: Not Entered
Country: Not Entered
EXPERIMENT 3
EXPERIMENT 3EXPERIMENT 2
EXPERIMENT 2ALL GATES
ALL GATESGATES
GATESHalf Subtractor
Half SubtractorFULL adder (NAND)
FULL adder (NAND)FULL SUBTRACTOR USING NAND GATE
FULL SUBTRACTOR USING NAND GATE2-bit magnitude comparators using Nand gates
2-bit magnitude comparators using Nand gates1 BIT magnitude camparator
1 BIT magnitude camparatorMagnitude Comparators 1-bit0
Magnitude Comparators 1-bit02:1 MUX nad 1:2 DE-MUX
2:1 MUX nad 1:2 DE-MUXEXPERIMENT 4
EXPERIMENT 4EXPERIMENT no.7 LEVEL 1
EXPERIMENT no.7 LEVEL 1verification of logic gate
verification of logic gateEXPERIMENT 2
EXPERIMENT 2EXperiment 7 level-2
EXperiment 7 level-2EXPERIMENT 8 J-K FLIPFLOP USING NAND GATE
EXPERIMENT 8 J-K FLIPFLOP USING NAND GATEEXPERIMENT 8 LEVEL 2
EXPERIMENT 8 LEVEL 2