project.name

Abhishek kumar

Member since: 3 months

Educational Institution: Not Entered

Country: Not Entered

EXPERIMENT 3

EXPERIMENT 3
Public
project.name

EXPERIMENT 2

EXPERIMENT 2
Public
project.name

ALL GATES

ALL GATES
Public
project.name

GATES

GATES
Public
project.name

Half Subtractor

Half Subtractor
Public
project.name

FULL adder (NAND)

FULL adder (NAND)
Public
project.name

FULL SUBTRACTOR USING NAND GATE

FULL SUBTRACTOR USING NAND GATE
Public
project.name

2-bit magnitude comparators using Nand gates

2-bit magnitude comparators using Nand gates
Public
project.name

1 BIT magnitude camparator

1 BIT magnitude camparator
Public
project.name

Magnitude Comparators 1-bit0

Magnitude Comparators 1-bit0
Public
project.name

2:1 MUX nad 1:2 DE-MUX

2:1 MUX nad 1:2 DE-MUX
Public
project.name

EXPERIMENT 4

EXPERIMENT 4
Public
project.name

EXPERIMENT no.7 LEVEL 1

EXPERIMENT no.7 LEVEL 1
Public
project.name

verification of logic gate

verification of logic gate
Public
project.name

EXPERIMENT 2

EXPERIMENT 2
Public
project.name

EXperiment 7 level-2

EXperiment 7 level-2
Public
project.name

EXPERIMENT 8 J-K FLIPFLOP USING NAND GATE

EXPERIMENT 8 J-K FLIPFLOP USING NAND GATE
Public
project.name

EXPERIMENT 8 LEVEL 2

EXPERIMENT 8 LEVEL 2
Public
project.name
No result image
Abhishek kumar doesn't have any favourites.
No result image
Abhishek kumar is not a collaborator of any project.