Searched Projects

Tags: RAM
0 Stars     73 Views

8B Addressable RAM

8 Bytes of addressable Memory. 3 Inputs top left are address, 8 inputs above flip-flops are data in, and button above data in is write. (Don't hurt me I'm new)
7 Stars     1923 Views

Static RAM

Emulation of 'static RAM', which is essentially built from D-type flip-flops.

The principal difference between this and the standard RAM component in CircuitVerse is that all the static RAMs in this project are edge-triggered for write (reading is asynchronous).

The basic building block is the 1x8-bit SRAM circuit - a single byte of memory, built from an 8-bit D-type flip flop.

16 of these are then used in a 4 x 4 grid to build the 16x8-bit SRAM circuit, which now includes the necessary 4-bit address decoding circuitry.

16 of these are then used in a 4 x 4 grid to build the 256x8-bit SRAM circuit.

The pattern could be applied recursively to build, in turn, a 4KB, 64KB, 1MB chip, and so on.
0 Stars     27 Views

this is a full verision of satvic ramaprasad SAP


nop 0000

lda 0001

sta 0010

ldi 0011

add 0100

sub 0101

jmp 1000

jc 1001

jz* 1010

stc* 1101

out 1110

hlt 1111

*coming soon
0 Stars     21 Views

Experiment 3 - RAM Design
1 Stars     8 Views

Asynchronous 16 - Segment Array


Set both buttons to off (RED). Now reset the sequencer and turn on button 1 and 2 (set to GREEN). 

Button 1 controls the data fed to the displays.

OFF = Clear all displays ON = Programmed message

Button 2 controls the clock.

To change the message, dump the core or reset the EEPROM and rewrite the suitable data for the 16-Segment Displays. If the new message contains lesser or more letters/numbers to show, make suitable changes to the Sequencer and change the number of displays used.
0 Stars     14 Views

An 8-bit CPU with an instruction set that includes the analytic integration and differentiation of polynomial expressions.