in this project i made a 4 bit RAM which can be written through serial communication(SCL - clock and SDA- data(1 or 0)) then a rising edge of a square wave is detected in the SCL pin, the enable pin of the SRAM cells are enabled in an order according to each clock pulse. simultaneously a data is given through the SDA pin according to the Nth clock pulse to the Nth SRAM cell.