# Searched Projects

## Tags: Multiplexer

1 Stars     396 Views

### 8 to 1 MuX

8 to 1 MuX
This multiplexer is made by Isaac Salazar

0 Stars     232 Views

### Multiplexer

Multiplexer

Multiplexers

0 Stars     128 Views

### Multiplexer

Multiplexer

Multiplexer

0 Stars     96 Views

### Boolean expression realization using single 4:1 MUX using LSB reduction

Boolean expression realization using single 4:1 MUX using LSB reduction

1 Stars     420 Views

### 2:4 Decoder ( Binary Decoder)

2:4 Decoder ( Binary Decoder)

For a decoder, If the input is a N bit binary number, then the output will be one the lines of the 2^N output lines.

So, for a 2-bit binary input, there will be 2^2 output lines and only one of the output lines will be active according to the binary combination of the inputs. This type of decoder is known as 2 to 4 decoder.

A

B

Q0

Q1

Q2

Q4

0

0

1

0

0

0

0

1

0

1

0

0

1

0

0

0

1

1

1

0

0

0

1

0 Stars     533 Views

### 8:1 Multiplexer

8:1 Multiplexer

Consider a 8:1 multiplexer that takes 8 two-bit inputs (T8 to T1), three-bit control signal (S) and has an output (Out). This Type of multiplexer is known as a 8 to 1 multiplexer. The truth table is given below:

S2

S1

S0

OUT

0

0

0

T1

0

0

1

T2

0

1

0

T3

0

1

1

T4

1

0

0

T5

1

0

1

T6

1

1

0

T7

1

1

1

T8

0 Stars     74 Views

### ALU

ALU

This is a circuit design for 4:1 Multiplexer

0 Stars     101 Views

### Simple 4x1 MUX

Simple 4x1 MUX

Coursework for CPE111 course.

Fork the project to test the circuit.

0 Stars     80 Views

### Alternative 4x1 MUX

Alternative 4x1 MUX

Coursework for CPE111.

Fork the project to test the circuit.

0 Stars     61 Views

### Multiplexer

Multiplexer

0 Stars     82 Views

### Experiment 2

Experiment 2

0 Stars     115 Views

### Multiplexer

Multiplexer

0 Stars     68 Views

### Multiplexer

Multiplexer

Multiplexer made from NOT and 2-Input OR gates

3 Stars     150 Views

### Asynchronous 16 - Segment Array

Asynchronous 16 - Segment Array

Instructions

Set both buttons to off (RED). Now reset the sequencer and turn on button 1 and 2 (set to GREEN).

Button 1 controls the data fed to the displays.

OFF = Clear all displays ON = Programmed message

Button 2 controls the clock.

To change the message, dump the core or reset the EEPROM and rewrite the suitable data for the 16-Segment Displays. If the new message contains lesser or more letters/numbers to show, make suitable changes to the Sequencer and change the number of displays used.

0 Stars     58 Views

### 4:1 Multiplexer by Souvik Ghosh

4:1 Multiplexer by Souvik Ghosh

0 Stars     51 Views

### Experiment 7

Experiment 7

Abdul Muthalib

Roll no: 2

Reg no: 20919002

0 Stars     59 Views

### 4 x 1 MUX

4 x 1 MUX

0 Stars     140 Views

### 4-1 Multiplexer

4-1 Multiplexer

4-1 Multiplexer

4-input

2-data selector

1-data channel (output)

0 Stars     70 Views

### MUX DEMUX

MUX DEMUX

0 Stars     75 Views

### EXPERIMENT 15A

EXPERIMENT 15A

Implementation of a MUX using Basic Gates

0 Stars     60 Views

### Untitled

Untitled

Classification of Combinational circuit

0 Stars     31 Views

### 2 Channel Multiplexer

2 Channel Multiplexer

0 Stars     30 Views

### 4 Channel Multiplexer

4 Channel Multiplexer

0 Stars     33 Views

### 8 Channel Multiplexer

8 Channel Multiplexer

0 Stars     23 Views

### Implement 4x1 and 8x1 multiplexer.

Implement 4x1 and 8x1 multiplexer.

Multiplexer - It is a combinational digital circuit that forward data from one of the 2n input lines to a single output line on the base of n selection lines.

0 Stars     19 Views

### Multiplexer 4*1

Multiplexer 4*1

0 Stars     21 Views

### experiment 03(d)

experiment 03(d)

D.L.F experiment 03(d)

1 Stars     102 Views

### MineSweeper

MineSweeper

Minesweeper: The game

0 Stars     17 Views

### Multiplexer example

Multiplexer example

0 Stars     27 Views

### 3 Bit Multiplexer

3 Bit Multiplexer

0 Stars     33 Views

### LAB PROJECT

LAB PROJECT

Class lab project

0 Stars     6 Views

### Untitled

Untitled

4:1 MUX

0 Stars     16 Views

### Dhairya Gupta

Dhairya Gupta

0 Stars     9 Views

### Coa

Coa

0 Stars     28 Views

### SBA_2 - Statement 2

SBA_2 - Statement 2

This circuit demonstrates a way to simplify the given boolean expression using multiplexers.

0 Stars     19 Views

### Multiplexer

Multiplexer

0 Stars     15 Views

### MUX 2:1

MUX 2:1

0 Stars     12 Views

### MUX 4:1

MUX 4:1

0 Stars     15 Views

### MUX 8:1 (0, 2, 4, 6,7)

MUX 8:1 (0, 2, 4, 6,7)

0 Stars     19 Views

### MUX (1,2,3,4)

MUX (1,2,3,4)

0 Stars     31 Views

### 32 : 1 mux using 16 : 1 mux

32 : 1 mux using 16 : 1 mux

0 Stars     5 Views

### Mux/Demux

Mux/Demux

0 Stars     37 Views

### Computer Logic

Computer Logic

A little experiment of mine where I have a crap ton of digital logic stuff. Below I'll just have the whole list

• Half & Full Subtractors
• 4 Bit Parallel Adders & Subtractors
• 1, 2, 4 & 8 bit comparators
• Encoders & Decoders
• Latches & Flip Flops
• Multiplexer

0 Stars     13 Views

### Implement function of your ID with Multiplexer.

Implement function of your ID with Multiplexer.

0 Stars     15 Views

### 4-Bit Multiplexer

4-Bit Multiplexer

Multiplexer lol

0 Stars     11 Views

### 8 bit Subtractor circuit using MUX

8 bit Subtractor circuit using MUX

1 Stars     8 Views

### 4-bit Multiplexer NAND Implementation

4-bit Multiplexer NAND Implementation

4-bit Multiplexer implemented in NAND gates (both 3-input and 2-input)

0 Stars     8 Views

### 4-bit Multiplexer in 2-input NAND

4-bit Multiplexer in 2-input NAND

4-bit Multiplexer implemented in 2-input NAND gates.

0 Stars     6 Views

### Expt 6

Expt 6

0 Stars     5 Views

### Multiplexer

Multiplexer

0 Stars     12 Views

### LAB MANUAL

LAB MANUAL

0 Stars     56 Views

### Stochastic Computing Multiplexer Multiply Accumulate (MMAC) neural network (NN) hardware

Stochastic Computing Multiplexer Multiply Accumulate (MMAC) neural network (NN) hardware

This is a demonstration of a multiplexer (MUX) performing complex multiply-accumulate (MAC) operations in the Stochastic Computing (SC) domain, dubbed multiplexer multiply-accumulate (MMAC) architecture for accelerating neural network (NN) on the hardware level.

SC is an unconventional computing method, representing information as a bitstream of a probability distribution. That in turn allows a simple AND gate to execute arithmetic multiplication because in probability, P(A n B) = P(A) & P(B), provided that both bitstreams A and B are not correlated.

There are two random number sources, i.e. Sobol Sequence Generator and the linear feedback shift register (LFSR) Generator. Sobol sequence is used for input pixel MUX-based stochastic number generator (SNG), while LFSR is used for the NN weight MUX SNGs. The weights have one byte less than the input pixel because the weights had been encoded in the probability domain. The LFSR is shared via permutation and clock-shifting methods. The clock-shifting method is achieved via shift registers, although it is not being used in this simulation. The LFSR has to be initialized with a seed, which could be done with the reset button.

The MAC result is accumulated over time at the last counter. The actual weights of the NN are retrieved via comparator and counter to check whether the weight converged to the actual value. Although there could be errors in the weights, the final MAC value did not budge, showcasing the error resiliency of the SC system.

MUX is known to function for signal rerouting in modern digital electronics. However, it could perform arithmetic addition in the SC domain. Even more bizarre, according to the latest finding, it could perform MAC operation if designed correctly, overturning the usual understanding of digital fundamentals. In short, SC can push digital electronics beyond the limit of boolean logic. All you have to do is to represent the information as probability.

Visit my work for more details related to SC.
https://spj.science.org/doi/10.34133/research.0307

0 Stars     4 Views

Mux and Demux