Searched Projects

Tags: and

project.name
0 Stars     128 Views
User:
User Image s

and gate

This is a simple and gate

project.name
0 Stars     132 Views

project.name
0 Stars     129 Views

adn gates

this asmpily and gates

project.name
0 Stars     360 Views

ram rom selector

These are example circuits targeted to 8-bits homebrew computers. They are simple circuits to select between ROM and RAM memories when they share partial block of address space, i.e. if you have a big ROM chip, let's say 32K but you won't use it every single cell of it. So you can set a ROM and a RAM chip on the same address space and set your computer to select the proper one.
Let me explain. Let's say that you have 1x 32K ROM chip and 2x 32K RAM chips and you're using a Z80. The Z80 needs ROM on the first page of the address space because at reset it points to $0000 address cell. But your firmware only occupies 16/18 KB of space. So you can build this RAM/ROM selector using simple chips from the 74xx series and let the computer switches between the 2 kinds of memory. In the first one, for example, the CPU reads from ROM chip up to address $4FFF (20,479), then reads/writes from/RAM. In the second one, the CPU addresses the ROM for the first 24K of memory then switches to RAM

project.name
0 Stars     67 Views
User:

project.name
0 Stars     53 Views

nand1

and
Basic NAND circuit element, to see how it works

project.name
0 Stars     58 Views

exercise1

and
two not circuits fed into a band

project.name
0 Stars     27 Views
User:

chandu

and

project.name
0 Stars     28 Views
User:

chandu

and

project.name
0 Stars     24 Views
User:

first

and

project.name
1 Stars     39 Views

Digital Combinational Circuits

Digital Combinational Circuits

Gates: NOT,  AND, OR, NAND, NOR, XOR, XNOR

half adder, full adder, multiplexer, demultiplexer



project.name
0 Stars     24 Views
User:

prova

and

project.name
12 Stars     2595 Views
User:
User Image me

This is a CPU witch is capable of executing a lot of stuff in one clock cycle, and this CPU can shift left up to 7 times and shift right up to 7 times witch means that it is possible to  multiply and divide in one clock cycle if you program a table in the program memory. it has a 32 bit instruction width and a 8 bit address. it also has 

The ALU has the following operations:

  • ADD
  • SUBTRACT
  • SHIFT_LEFT (up to 7 times per cycle 3 bit)
  • SHIFT_RIGHT (up to 7 times per cycle 3 bit)
  • XOR
  • OR
  • NOT

This Was made by miles


project.name
0 Stars     24 Views
User:

lab dld 7

and

and gate


project.name
0 Stars     24 Views

logic gates 1


project.name
0 Stars     31 Views
User:

dld lab 3


project.name
0 Stars     21 Views

project.name
0 Stars     23 Views
User:

fuller adder


project.name
0 Stars     24 Views

LOGIC GATES


project.name
0 Stars     23 Views
User:

laws of logic gates


project.name
1 Stars     28 Views
User:

project.name
0 Stars     23 Views

dlf


project.name
0 Stars     23 Views

Variation of the Gate


project.name
0 Stars     24 Views

Complex Gate 1

Deep Dive 1


project.name
0 Stars     25 Views
User:

tamrin5 Q1


project.name
0 Stars     24 Views
User:

tamrin5 Q2


project.name
0 Stars     21 Views

Untitled

and

project.name
0 Stars     23 Views

Create Logic Gates and build Truth Tables


project.name
0 Stars     24 Views

Complex Gate 2

2.7 Complex Gates and Truth Tables


project.name
0 Stars     24 Views

Complex Gate 3

2.7 Complex gate with Truth Table


project.name
0 Stars     24 Views

Complex Gate 4

Complex Gates with Truth Tables


project.name
0 Stars     24 Views

Complex Gate 5

Complex Gates


project.name
0 Stars     24 Views

test001


project.name
0 Stars     24 Views

Test 002


project.name
0 Stars     29 Views
User:

truth table of all gate


project.name
0 Stars     20 Views
User:

Logis gates


project.name
0 Stars     19 Views

Assignment 1 Lab 22-01-2020


project.name
0 Stars     11 Views
User:

g=xy' +x'z' + x'y

.


project.name
0 Stars     12 Views
User:

h=(x'+y')(x+y+z')

.


project.name
0 Stars     11 Views
User:

project4-1

.


project.name
0 Stars     12 Views
User:

COMPORTAS LÓGICAS

Comportas lógicas anD/Ou, IFSP REGISTRO


project.name
0 Stars     11 Views

Experiment 1:Verifying truth table for gates


project.name
0 Stars     7 Views

AND 3 variaveis

and

AND e propriedade associativa


project.name
0 Stars     11 Views
User:

E - TRÊS ENTRADAS

3 ENTRADAS aND 


project.name
0 Stars     9 Views
User:

OU - TRÊS ENTRADAS

OoR - TRÊS END


project.name
0 Stars     10 Views
User:

COMPORTAS nOT, nOR, nAND E xOR

AAAAA


project.name
0 Stars     9 Views
User:

3 entrada

aaaaaAum


project.name
0 Stars     8 Views
User:

Verification of basic gates

Verified the truth table of basic gates


project.name
0 Stars     12 Views
User:

trial


project.name
0 Stars     9 Views

verifying basic circuits

familiarizing basic gates 


project.name
0 Stars     9 Views

Verification


project.name
0 Stars     9 Views
User:

BANCO COM O AGENTE

BANCO COM O AGENTE


project.name
0 Stars     8 Views
User:

CIRCUITO TABELA VDD 1

VGJNHFYTFYTHMKKt


project.name
0 Stars     7 Views
User:

CIRCUITO DA TABELA VDD 2

TTTTTTTTTTT3R2


project.name
0 Stars     10 Views

project.name
0 Stars     10 Views

logic gates


project.name
0 Stars     7 Views

Study of logic gates


project.name
0 Stars     8 Views

project.name
0 Stars     5 Views
User:

project.name
0 Stars     7 Views
User:

basic circuit diagram


project.name
0 Stars     6 Views
User:

nor

nothing


project.name
0 Stars     3 Views

DTE .1

and

project.name
0 Stars     1 Views

and


project.name
0 Stars     1 Views

half adder


project.name
0 Stars     1 Views

full subtracter