Member since: 12 months
Educational Institution: Not Entered
Country: Not Entered
4:2 PRIORITY ENCODER
4:2 PRIORITY ENCODER4:2 ENCODER
4:2 ENCODEREXP-3
EXP-34:1 MUX
4:1 MUXHALF
HALFparalel adder
paralel adderfull
fullhalf sub
half sub3 BIT SYNCHRONOUS UP AND DOWN
3 BIT SYNCHRONOUS UP AND DOWN4 BIT SYNCHRONOUS UP COUNTER
4 BIT SYNCHRONOUS UP COUNTERHALF AND FULL
HALF AND FULLUntitled
UntitledNandgate
NandgateHALF ADDER AND HALF SUBTRACTOR
HALF ADDER AND HALF SUBTRACTORDESIGN OF LOGIC DAIGRAM USING BASIC GATE
DESIGN OF LOGIC DAIGRAM USING BASIC GATEDESIGN LOGIC GATE USING LOGIC GATE
DESIGN LOGIC GATE USING LOGIC GATEFLIP-FLOP
FLIP-FLOPMUX AND DEMUX
MUX AND DEMUXLOGIC CIRCUIT OF 2 TO 1 MULTIFLEXER
LOGIC CIRCUIT OF 2 TO 1 MULTIFLEXER2-TO-4 DECODER
2-TO-4 DECODERUntitled
Untitled3 BIT ASYNCHRONOUS BINARY DOWN COUNTER
3 BIT ASYNCHRONOUS BINARY DOWN COUNTER3 BIT ASYNCHRONOUS BINARY DOWN COUNTER
3 BIT ASYNCHRONOUS BINARY DOWN COUNTERJK FLIP FLOP IMPLEMENTING USING NAND GATE
JK FLIP FLOP IMPLEMENTING USING NAND GATEFULL ADDER AND FULL SUBSTRACTOR
FULL ADDER AND FULL SUBSTRACTOR