Franko Franić, vježba 4
Experiment No: 6a. Implementation of 1x4 demultiplexer using basic gates.
Done by:
Saranga K. Mahanta
Scholar Id: 18-14-038
This circuit shows implementation of Full Subtractor using 1:8 demultiplexer