project.name

Kaivalya Pitale

Member since: 4 years

Educational Institution: Pune Institute of Computer Technology

Country: India

DEMUX and Decoder

DEMUX and Decoder
Public
project.name

Implementation of 2 bit comparators using logic gates

Implementation of 2 bit comparators using logic gates
Public
project.name

Boolean expression implementation with 4:1 MUX usisng LSB reduction method

Boolean expression implementation with 4:1 MUX usisng LSB reduction method
Public
project.name

Implementation of Boolean expression using Single 4:1 MUX MSB reduction

Implementation of Boolean expression using Single 4:1 MUX MSB reduction
Public
project.name

Kaivalya 21444 implementation of 8:1 MUX using two 4:1 MUX

Kaivalya 21444 implementation of 8:1 MUX using two 4:1 MUX
Public
project.name

Parity Generator and Parity Checker

Parity Generator and Parity Checker
Public
project.name

Implementation of Boolean expression using 8:1 MUX

Implementation of Boolean expression using 8:1 MUX
Public
project.name

Asynchronous UP and Down counter

Asynchronous UP and Down counter
Public
project.name

Sequence detector

Sequence detector
Public
project.name

conversion of ff

conversion of ff
Public
project.name

Implementation of Boolean expression using single 8:1 MUX

Implementation of Boolean expression using single 8:1 MUX
Public
project.name

Implementation of 2-bit comparator

Implementation of 2-bit comparator
Public
project.name

Parity Generator and Parity Checker

Parity Generator and Parity Checker
Public
project.name

BCD to XS3 code converter

BCD to XS3 code converter
Public
project.name

Even Parity Generator and Parity Checker

Even Parity Generator and Parity Checker
Public
project.name

Implementation of Boolean expression using Single 4:1 MUX LSB reduction

Implementation of Boolean expression using Single 4:1 MUX LSB reduction
Public
project.name

Implementation of 3 bit Adder using Decoder in boolean expressions

Implementation of 3 bit Adder using Decoder in boolean expressions
Public
project.name

Boolean expression realization with 4:1 MUX using MSB reduction method

Boolean expression realization with 4:1 MUX using MSB reduction method
Public
project.name

Untitled

Untitled
Public
project.name

Design D flip flop using IC7476

Design D flip flop using IC7476
Public
project.name

Implement f(A,B,C,D)=(0,2,4,7,9,10,12,13,15) using IC 74153

Implement f(A,B,C,D)=(0,2,4,7,9,10,12,13,15) using IC 74153
Public
project.name

Implement 3 bit Gray to Binary code converter using 3:8 decoder.

Implement 3 bit Gray to Binary code converter using 3:8 decoder.
Public
project.name

Implementation of Decoder in boolean expressions

Implementation of Decoder in boolean expressions
Public
project.name

3-bit binary to gray code converter using 4:1 MUX

3-bit binary to gray code converter using 4:1 MUX
Public
project.name

Implement full adder and full subtractor using IC 74153 (Dual 4:1 MUX)

Implement full adder and full subtractor using IC 74153 (Dual 4:1 MUX)
Public
project.name

Boolean expression realization using single 4:1 MUX using LSB reduction

Boolean expression realization using single 4:1 MUX using LSB reduction
Public
project.name
No result image
Kaivalya Pitale doesn't have any favourites.
No result image
Kaivalya Pitale is not a collaborator of any project.