Experiment No 6b: Implementation of 4x1 multiplexer using basic gates
Done by:
Saranga K. Mahanta
Scholar Id: 18-14-038
Experiment No 11 c: D flip flop using 2x1 MUXs.
Done by:
Saranga K. Mahanta
Schl Id: 18-14-038
Experiment No 11 d: T FF using 2x1 MUXs.
Done by:
Saranga Mahanta
Sch Id: 18-14-038
This is a circuit design for 4:1 Multiplexer
Implementation of a 2:1 MUX using Basic Gates
Design of a half step and full step stepper motor driver using D flip-flops and multiplexers.