Searched Projects

Tags: MUX

project.name
0 Stars     137 Views
User:
User Image Alex Nordhoff

MUX

MUX
MUX
View
project.name
0 Stars     60 Views
User:
User Image Franko Franić

MUX

MUX
MUX
View

Franko Franić, vježba 3

project.name
0 Stars     59 Views
User:
User Image Marko Prižmić

MUX

MUX
MUX
View
project.name
0 Stars     209 Views
User:
User Image Saranga K. Mahanta

4X1 MUX using Basic Gates

4X1 MUX using Basic Gates
MUX Basic Gates
View

Experiment No 6b: Implementation of 4x1 multiplexer using basic gates


Done by:

Saranga K. Mahanta

Scholar Id: 18-14-038

project.name
0 Stars     90 Views
User:
User Image Saranga K. Mahanta

Boolean Expression using MUX

Boolean Expression using MUX
MUX Boolean 8x1
View

Experiment No 12: Implement the following function using MUX: (AB'+B'C'+AD).


Done by:

Saranga K. Mahanta

Sch Id: 18-14-038

project.name
0 Stars     772 Views
User:
User Image Saranga K. Mahanta

JK FF using MUX

JK FF using MUX
MUX FF JK
View

Experiment No 11 b: JK flip flop using 4x1 MUX.


Done by: 

Saranga K. Mahanta

Scholar Id: 18-14-038

project.name
0 Stars     604 Views
User:
User Image Saranga K. Mahanta

SR FF using MUX

SR FF using MUX
SR FF MUX
View

Experiment No 11 a: SR flip flop using 2x1 MUXs.


Done by:

Saranga K. Mahanta

Schl Id: 18-14-038

project.name
0 Stars     110 Views
User:
User Image Saranga K. Mahanta

D FF using MUX

D FF using MUX
D FF MUX Sequential
View

Experiment No 11 c: D flip flop using 2x1 MUXs.


Done by:

 Saranga K. Mahanta

Schl Id: 18-14-038

project.name
0 Stars     106 Views
User:
User Image Saranga K. Mahanta

T FF using MUX

T FF using MUX
T FF Sequential Circuits MUX
View

Experiment No 11 d: T FF using 2x1 MUXs.


Done by:

Saranga Mahanta

Sch Id: 18-14-038

project.name
0 Stars     56 Views
User:
User Image Garvit

4*1 MUX

4*1 MUX
MUX gates
View
project.name
0 Stars     55 Views
User:
User Image Kaivalya Pitale

Kaivalya 21444 implementation of 8:1 MUX using two 4:1 MUX

Kaivalya 21444 implementation of 8:1 MUX using two 4:1 MUX
MUX multiplexer
View
project.name
0 Stars     72 Views
User:
User Image Kaivalya Pitale

Boolean expression realization using single 4:1 MUX using LSB reduction

Boolean expression realization using single 4:1 MUX using LSB reduction
LSB reduction MUX Multiplexer Realization
View
project.name
0 Stars     51 Views
User:
User Image ARCHANA S

16:1 MUX

16:1 MUX
MUX
View
project.name
0 Stars     58 Views
User:
User Image Arghya

ALU

ALU
Multiplexer 4:1 MUX MUX
View

This is a circuit design for 4:1 Multiplexer

project.name
0 Stars     44 Views
User:
User Image Abhijith V. Nair

EXP 2

EXP 2
MUX DEMUX Enocer & Decoder
View
project.name
0 Stars     38 Views
User:
User Image atri pal

Implement F (M,N,P,R) = π M(1,4,6,9,12,14) using 8 X 1 MUX

Implement F (M,N,P,R) = π M(1,4,6,9,12,14) using 8 X 1 MUX
max terms implement MUX
View
project.name
0 Stars     28 Views
User:
User Image Mostafa Othman

MUX Test

MUX Test
MUX
View

This is just a MUX Test

project.name
0 Stars     32 Views
User:
User Image 0053_Nihal Babu

adder and subtractors

adder and subtractors
adder subtractor MUX decoder
View
project.name
0 Stars     76 Views
User:
User Image Chandan Kumar

DEMUX

DEMUX
DEMUX 1:4 DEMUX MUX COMBINATION_CIRCUIT DIGITAL_ELECTRINICS
View
project.name
0 Stars     32 Views
User:
User Image Jitendra Yadav

4x1 mux

4x1 mux
MUX
View
project.name
0 Stars     179 Views
User:
User Image Pritam K.

2:1 MULTIPLEXER

2:1 MULTIPLEXER
MUX 2:1 MUX MISCELLANEOUS Combinational Circuits
View

Implementation of a 2:1 MUX using Basic Gates

project.name
1 Stars     21 Views
User:
User Image Saqlain Rashid

DE_LAB_16.12.2021

DE_LAB_16.12.2021
HALF ADDER FULL ADDER MUX
View
project.name
0 Stars     33 Views
User:
User Image Om Garg

ALU Lab - 4

ALU Lab - 4
ALU MUX LAB-4
View

ALU Function Table

project.name
0 Stars     8 Views
User:
User Image Samyak Jain

MUX ALU

MUX ALU
MUX ALU MUXALU
View
project.name
0 Stars     20 Views
User:
User Image Sanchi Baghel

16:1 FMUX

16:1 FMUX
MUX
View
project.name
0 Stars     13 Views
User:
User Image Sanchi Baghel

16:1F'MUX

16:1F'MUX
MUX
View
project.name
0 Stars     19 Views
User:
User Image Sanchi Baghel

8x1AinMUX

8x1AinMUX
MUX
View
project.name
0 Stars     25 Views
User:
User Image Sanchi Baghel

8x1FMUX

8x1FMUX
MUX
View
project.name
0 Stars     20 Views
User:
User Image Sanchi Baghel

8x1FCMUX

8x1FCMUX
MUX
View
project.name
0 Stars     15 Views
User:
User Image Sanchi Baghel

8x1FDMUX

8x1FDMUX
MUX
View
project.name
0 Stars     13 Views
User:
User Image Sanchi Baghel

8x1FdAMUX

8x1FdAMUX
MUX
View
project.name
0 Stars     19 Views
User:
User Image Sanchi Baghel

8x1FdBMUX

8x1FdBMUX
MUX
View
project.name
0 Stars     15 Views
User:
User Image Sanchi Baghel

8x1FdCMUX

8x1FdCMUX
MUX
View
project.name
0 Stars     13 Views
User:
User Image Sanchi Baghel

8x1FdDMUX

8x1FdDMUX
MUX
View
project.name
0 Stars     19 Views
User:
User Image Sanchi Baghel

16x1CCMUX

16x1CCMUX
MUX
View
project.name
0 Stars     11 Views
User:
User Image Sanchi Baghel

8x1CCWMUX

8x1CCWMUX
MUX
View
project.name
0 Stars     17 Views
User:
User Image Sanchi Baghel

8x1CCXMUX

8x1CCXMUX
MUX
View
project.name
0 Stars     8 Views
User:
User Image Sanchi Baghel

8x1CCYMUX

8x1CCYMUX
MUX
View
project.name
0 Stars     11 Views
User:
User Image Sanchi Baghel

8x1CCZMUX

8x1CCZMUX
MUX
View
project.name
0 Stars     13 Views
User:
User Image Leonardo Luengas

Lab MUX y ALU

Lab MUX y ALU
Fundamentos MUX ALU
View
project.name
0 Stars     4 Views
User:
User Image PANACHAI KONGJA

Part A - 74HC157

Part A - 74HC157
MUX 74HC157
View
project.name
0 Stars     10 Views
User:
User Image Mayank Gaur

2-bit Arithmetic Logic Unit

2-bit Arithmetic Logic Unit
Gates MUX
View

2-bit Arithmetic Logic Unit

project.name
0 Stars     8 Views
User:
User Image anshuman mohanty

anshuman1

anshuman1
MUX XNOR TRUTH TABLE
View
project.name
0 Stars     5 Views
User:
User Image NAYELY MARIA POMA QUISPE

LAB 2022-1

LAB 2022-1
Labs encoders MUX
View
project.name
0 Stars     4 Views
User:
User Image 郭育里

HW3

HW3
DMUX MUX
View
project.name
0 Stars     5 Views
User:
User Image Reeshman Sanofar A

circuitverse rs

circuitverse rs
HA FA HS FS MUX DMUX ER DR
View
project.name
0 Stars     2 Views
User:
User Image 629_Saloni Mohakar

DEL lab assignment 3.1

DEL lab assignment 3.1
MUX
View
project.name
0 Stars     2 Views
User:
User Image 629_Saloni Mohakar

DEL ASSIGNMENT3.2

DEL ASSIGNMENT3.2
MUX
View
project.name
0 Stars     30 Views
User:
User Image Rishav Kumar

SR flip flop using MUX

SR flip flop using MUX
MUX SR FLIPFLOP FF SR FF
View

SR Flip flop using two 2x1 mux

project.name
0 Stars     4 Views
User:
User Image George Romero

MULTIPLEXOR

MULTIPLEXOR
MUX MUX 4:1
View
project.name
0 Stars     3 Views
User:
User Image Diego Mijael Navarro Puicon

MULTIPLEXOR

MULTIPLEXOR
MUX MU4:1
View
project.name
0 Stars     4 Views
User:
User Image George Romero

MULTIPLEXOR

MULTIPLEXOR
MUX DEMUX
View
project.name
0 Stars     4 Views
User:
User Image Brigitte Zarella Arvorco Leon

MUX y DEMUX

MUX y DEMUX
MUX DEMUX
View
project.name
0 Stars     2 Views
User:
User Image Shivanshi Verma

Shivanshi Verma

Shivanshi Verma
MUX
View

POS canonical  expression  of MUX and circuit implemented in MUX

project.name
0 Stars     5 Views
User:
User Image Hari Sada Karthik Pillala

Untitled

Untitled
MUX Decoder encoder
View
project.name
0 Stars     4 Views
User:
User Image George Lathouris

NAND only MUX

NAND only MUX
NAND MUX
View

Functional MUX gate made by ONLY using NAND gates

project.name
0 Stars     4 Views
User:
User Image Fint Berry

4:1 MUX

4:1 MUX
MUX 4:1 adder binry
View

Follow us on:

Facebook Logo Twitter Logo LinkedIn Logo Youtube Logo GitHub Logo
Simulator
Learn
Blog
Examples
Log in
Documentation
Contribute
Teachers
About
Forum
Incubated From:

Copyright © 2023 CircuitVerse, All rights reserved.