Searched Projects

Tags: 1st Nov 2023

project.name
0 Stars     38 Views
User:

32 : 1 mux using 16 : 1 mux

32 : 1 mux using 16 : 1 mux

project.name
0 Stars     19 Views
User:

Mid-Term Practice Q2

Mid-Term Practice Q2

Implement the following logic function using 8 to 1 multiplexer by considering A,C and D as select lines. Y(A,B,C,D) =Σ (0,1,2,5,9,11,13,15) Where A is the MSB bit and D is the LSB bit


project.name
0 Stars     21 Views
User:

Design a n^2 : 1 multiplexer using two 16:1 multiplexers and a 2:1 multiplexer where n=5.


project.name
0 Stars     19 Views
User:

Mid Term Q2

Mid Term Q2

Implement the Boolean function F = xy + x'y' + y'z


(a) With AND, OR, and inverter gates

(b) With OR and inverter gates

(c) With AND and inverter gates

(d) With NAND and inverter gates

(e) With NOR and inverter gate


project.name
0 Stars     16 Views
User:

Mid-Term Practice Q6

Mid-Term Practice Q6

Draw a NAND logic diagram that implements the complement Of the following function: F(A,B,C,D) = sigma(0,1,2,3,6, 10, 11, 14)