Searched Projects

Tags: SR

project.name
1 Stars     305 Views
User:
User Image Gaurab Panthee

SR Flip Flop

SR Flip Flop
SR Flip Flop
View
project.name
0 Stars     68 Views
User:
User Image FisMA

Lab4

Lab4
FlipFlop SR L D Toggle FF Latch
View

Designing Toggle FlipFlop

project.name
0 Stars     590 Views
User:
User Image Saranga K. Mahanta

SR FF using MUX

SR FF using MUX
SR FF MUX
View

Experiment No 11 a: SR flip flop using 2x1 MUXs.


Done by:

Saranga K. Mahanta

Schl Id: 18-14-038

project.name
0 Stars     84 Views
User:
User Image Manish

Flip Flop Verifications

Flip Flop Verifications
SR JK D T Flip Flop
View
project.name
0 Stars     86 Views
User:
User Image ROHITHA KA

FLIP FLOPS

FLIP FLOPS
SR JK D T
View
project.name
0 Stars     209 Views
User:
User Image PRAJJWAL ROHELA

SR Flip Flops using AND and NOR Gates

SR Flip Flops using AND and NOR Gates
SR Flip-Flop SR Flip-Flop FF
View
project.name
0 Stars     81 Views
User:
User Image PRAJJWAL ROHELA

SR Flip-Flop using Sequential Logic

SR Flip-Flop using Sequential Logic
SR Flip-Flop SR Flip-Flop FF Sequential Logic
View
project.name
0 Stars     93 Views
User:
User Image Kshitij Goyal

Flip Flop Using NAND GATE

Flip Flop Using NAND GATE
SR JK D T Flip Flop
View

Flip Flop Using NAND GATE

SR, JK, D, T Flip Flop 

project.name
0 Stars     46 Views
User:
User Image Souvik Ghosh

SR- Flip Flop by Souvik Ghosh

SR- Flip Flop by Souvik Ghosh
SR Sr sR sr SR- Flip Flop Flip Flop Sequential Circuit
View
project.name
0 Stars     35 Views
User:
User Image Souvik Ghosh

SR- Flip Flop by Souvik Ghosh

SR- Flip Flop by Souvik Ghosh
SR Sr sR sr SR- Flip Flop Flip Flop Sequential Circuit
View
project.name
0 Stars     36 Views
User:
User Image Garvita Vijay

SR flip flop

SR flip flop
SR flip flop SR flip flop
View
project.name
0 Stars     15 Views
User:
User Image 20bcs011 Hitesh vashisth

lab assignment 2

lab assignment 2
SR
View
project.name
0 Stars     6 Views
User:
User Image Pranav Patil

Exp-5

Exp-5
SR
View
project.name
0 Stars     5 Views
User:
User Image Pranav Patil

Exp-5 (2)

Exp-5 (2)
SR
View
project.name
0 Stars     5 Views
User:
User Image Dr. Boni Samuel

SR Flip flop

SR Flip flop
Flip flop SR Latch
View

SR flip flop

project.name
0 Stars     27 Views
User:
User Image Rishav Kumar

SR flip flop using MUX

SR flip flop using MUX
MUX SR FLIPFLOP FF SR FF
View

SR Flip flop using two 2x1 mux

project.name
0 Stars     1 Views
User:
User Image Karthika K

Exp 7 (Flip-flop)

Exp 7 (Flip-flop)
SR JK D T Flip-flop
View
project.name
0 Stars     1 Views
User:
User Image Himani Singh

Assignment-5: Flip-Flops using NAND and NOT Gates

Assignment-5: Flip-Flops using NAND and NOT Gates
D T SR JK- latch/flip-flops using NAND and NOR gates
View

Description:

1) Implement, truth table and generate waveform

2) D, T, SR, JK- latch using NAND and NOR gates

3) D, T, SR, JK - FF using NAND and NOR gates

4) D-FF using SR-FF

5) Master-slave JK-FF using NAND Gate

Follow us on:

Facebook Logo Twitter Logo LinkedIn Logo Youtube Logo GitHub Logo
Simulator
Learn
Blog
Examples
Log in
Documentation
Contribute
Teachers
About
Forum
Incubated From:

Copyright © 2023 CircuitVerse, All rights reserved.