Searched Projects

Tags: 1

project.name
0 Stars     88 Views

Prueba

Prueba
1

project.name
0 Stars     113 Views

practica1

practica1
1

project.name
0 Stars     136 Views

borrador1

borrador1
1

project.name
0 Stars     154 Views

MULTIPLEXOR 4 X 1

MULTIPLEXOR 4 X 1
1

project.name
0 Stars     127 Views

Circuito secuencial

Circuito secuencial
1

project.name
0 Stars     147 Views

distancia h

distancia h
1

project.name
0 Stars     145 Views

surc

surc
1

project.name
0 Stars     143 Views

HARSHIT

HARSHIT
1

project.name
0 Stars     120 Views
User:

1

1
1

project.name
0 Stars     107 Views
User:

ejercicio3.ALU

ejercicio3.ALU
1

project.name
0 Stars     94 Views
User:

csa1

csa1
1

project.name
0 Stars     126 Views

pract1

pract1
1

project.name
0 Stars     102 Views
User:

lat3

lat3
1

project.name
0 Stars     92 Views
User:

Matrich

Matrich
1

project.name
0 Stars     96 Views
User:

1

1
1

project.name
0 Stars     110 Views

Store inf

Store inf
1

project.name
0 Stars     120 Views

Инфа

Инфа
1
ымсвы

project.name
0 Stars     135 Views
User:

ring counter

ring counter
1
dld

project.name
0 Stars     91 Views
User:

circuit 1

circuit 1
1

project.name
0 Stars     100 Views
User:

louis

louis
1

project.name
0 Stars     78 Views
User:

1

1
1

project.name
0 Stars     78 Views

Sprawdzian Eutk

Sprawdzian Eutk
1

project.name
0 Stars     71 Views

3*8

3*8
1

project.name
0 Stars     68 Views

Circuito caracol

Circuito caracol
1

cicuito caracol lectura 1101


project.name
0 Stars     69 Views
User:

De-Morgan’s Law using two variables.

De-Morgan’s Law using two variables.
1

project.name
0 Stars     73 Views
User:

TP4 -1

TP4 -1
1

project.name
0 Stars     66 Views

AND

AND
1

project.name
0 Stars     71 Views
User:

Ayça

Ayça
1

project.name
0 Stars     67 Views

Experiment 1

Experiment 1
1 2a 2b 3 4a 4b 5 6 7a 7b 8 9

NIKHIL GUPTA 

1960627


project.name
0 Stars     86 Views

Experiment 1

Experiment 1
1

My first experiment in DE lab.


project.name
0 Stars     63 Views
User:

EX3

EX3
1

project.name
0 Stars     80 Views

not

not
1

project.name
0 Stars     52 Views
User:

1 project

1 project
1

1


project.name
0 Stars     53 Views

xor 1

xor 1
1

project.name
0 Stars     88 Views
User:

1 Circuit

1 Circuit

XY'+(X+Y)'=A


project.name
0 Stars     750 Views

Entregable

Entregable

Primer entregable parcial


project.name
0 Stars     74 Views
User:

janjuas project

janjuas project
1 3

project.name
0 Stars     33 Views

Lab1

Lab1
1

project.name
0 Stars     57 Views

CODE CONVERTOR

CODE CONVERTOR
1

project.name
0 Stars     78 Views
User:

multiplexor

multiplexor
1

project.name
0 Stars     54 Views

test

test
1

project.name
0 Stars     60 Views
User:

j

j
1

project.name
0 Stars     50 Views
User:

CircuitVerse

CircuitVerse
1

project.name
0 Stars     57 Views

Untitled

Untitled
1

111


project.name
0 Stars     68 Views
User:

NIRAJ DE

NIRAJ DE
DE 1

project.name
0 Stars     46 Views
User:

lab 6

lab 6
1

project.name
0 Stars     53 Views

memoria

memoria
1

memoria digitales 2


project.name
0 Stars     48 Views

Untitled

Untitled
1

project.name
0 Stars     47 Views

Expt1

Expt1
1

project.name
0 Stars     71 Views

Activity 3

Activity 3
1 2 3 4 5

project.name
0 Stars     47 Views

LAB1

LAB1
1

project.name
0 Stars     44 Views
User:

Logic Gates

Logic Gates
1

14 september 2021 year



project.name
0 Stars     49 Views
User:

Half and Full Adder

Half and Full Adder
1

project.name
0 Stars     40 Views
User:

Untitled

Untitled
1



project.name
0 Stars     63 Views

ACTIVITY 4

ACTIVITY 4
1

project.name
0 Stars     48 Views

7 sagment displays

7 sagment displays
1

project.name
0 Stars     64 Views
User:

lab 1

lab 1
lab 1

project.name
0 Stars     48 Views
User:

naveen

naveen
1

project.name
0 Stars     12 Views

Nam

Nam
1

project.name
0 Stars     24 Views

lOGES

lOGES
1

project.name
0 Stars     28 Views
User:

10

10
1

project.name
0 Stars     65 Views

AHMED HAMODA

AHMED HAMODA
1

project.name
0 Stars     58 Views
User:

13-1

13-1
13 1

13,1


project.name
0 Stars     47 Views
User:

Informatik 1

Informatik 1
1

project.name
0 Stars     74 Views
User:

DC Lab

DC Lab
1 2 3 4

project.name
0 Stars     51 Views

lab assignment

lab assignment
1

project.name
0 Stars     53 Views
User:

KSA

KSA
1

project.name
0 Stars     18 Views

DEMORGANS LAW

DEMORGANS LAW
1

project.name
0 Stars     44 Views
User:

trab final

trab final
1

project.name
0 Stars     38 Views
User:

21UCS051_Exp9

21UCS051_Exp9
1

project.name
0 Stars     32 Views
User:

Half Adder

Half Adder

project.name
0 Stars     70 Views
User:

Half adder

Half adder

project.name
0 Stars     49 Views

Untitled

Untitled
#3 1

project.name
0 Stars     51 Views

Didier Circuito

Didier Circuito

project.name
1 Stars     45 Views

Tarea lab Sis. digitales

Tarea lab Sis. digitales
1

project.name
0 Stars     47 Views

20524068_Muhamad Taruna_1

20524068_Muhamad Taruna_1

project.name
0 Stars     54 Views

20524068_Muhamad Taruna_2

20524068_Muhamad Taruna_2

project.name
0 Stars     47 Views
User:

SKILL BASED MINI PROJECT

SKILL BASED MINI PROJECT
1

project.name
0 Stars     9 Views
User:

SKILL BASED NANDINI

SKILL BASED NANDINI
1

project.name
0 Stars     46 Views
User:

decoder

decoder
1

project.name
0 Stars     48 Views

shaik munawar,20211csg0072

shaik munawar,20211csg0072

project.name
0 Stars     3 Views

full adder

full adder
1

project.name
0 Stars     6 Views

punto 1 taller 2

punto 1 taller 2
1

project.name
0 Stars     13 Views

2

2
1

project.name
0 Stars     6 Views

Michael Powell - CircuitVerse_CSX_1

Michael Powell - CircuitVerse_CSX_1
CSX 1

This circuit determines if two triangles are congruent given a set of six inputs relating the triangles' side lengths and angle measures.


project.name
0 Stars     5 Views

Untitled1

Untitled1
1

project.name
0 Stars     6 Views
User:

Untitled

Untitled
1

project.name
0 Stars     3 Views

RS flipflop

RS flipflop
1

rs flipflop


project.name
0 Stars     6 Views

RS FLIPFLOP

RS FLIPFLOP
1

project.name
0 Stars     6 Views

Untitled1

Untitled1
1

project.name
0 Stars     9 Views
User:

seven segment

seven segment

project.name
0 Stars     7 Views

Project 1

Project 1
1

project.name
0 Stars     4 Views
User:

piso

piso
1

project.name
0 Stars     5 Views
User:

experiment 1

experiment 1
1

project.name
0 Stars     5 Views
User:

Half adder using XOR and NAND

Half adder using XOR and NAND
1

Experiment 2

Level 1



project.name
0 Stars     5 Views
User:

Full adder using XOR and NAND

Full adder using XOR and NAND
1

Experiment 2

Level 1



project.name
0 Stars     8 Views
User:

half subtractor using XOR and NANAD Gates

half subtractor using XOR and NANAD Gates
1

half subtractor


project.name
0 Stars     7 Views
User:

Transformation of nor gate into NOT and OR gate

Transformation of nor gate into NOT and OR gate
1 2

Experiment 1

Level 2



project.name
0 Stars     5 Views
User:

20221CBD0014

20221CBD0014
1

project.name
0 Stars     8 Views
User:

3 bit Full adder using NAND gate

3 bit Full adder using NAND gate
1

Level 2



project.name
0 Stars     4 Views
User:

3 bit half adder uising NAND gate

3 bit half adder uising NAND gate
1

Level 2


project.name
0 Stars     5 Views
User:

Realization of 2:1 MUX using Basic and XOR gate

Realization of 2:1 MUX using Basic and XOR gate
1

Logic circuit of 2-to-1 Multiplexer


project.name
0 Stars     5 Views
User:

20221CBD0014

20221CBD0014
1

project.name
0 Stars     6 Views
User:

2 to 1 multiplexer

2 to 1 multiplexer
1

Realization of 2 to 1 MUX using basic and XOR gate


project.name
0 Stars     6 Views
User:

1 to 2 DEMUX

1 to 2 DEMUX
1

DEMUX


project.name
0 Stars     6 Views
User:

2 to 1 DEMUX

2 to 1 DEMUX
1

By using universal gate



project.name
0 Stars     4 Views
User:

4 to 2 decoder

4 to 2 decoder
1

Encoder and Decoder logic gates


project.name
0 Stars     8 Views
User:

4 to 2 Priority encoder

4 to 2 Priority encoder
1

Priority encoder


project.name
0 Stars     11 Views
User:

LEVEL 2: Priority encoder

LEVEL 2: Priority encoder
1

A:2 Priority encoder


project.name
0 Stars     5 Views
User:

Design of logic diagram using basic gates on online simulator-exp 5

Design of logic diagram using basic gates on online simulator-exp 5
1

Experiment 5

level 1


project.name
0 Stars     4 Views
User:

D to JK flip flop conversion

D to JK flip flop conversion
1

Experiment 6

Level 2


project.name
0 Stars     10 Views
User:

level 2:exp 6 JK To D Flip-flop conversion

level 2:exp 6 JK To D Flip-flop conversion
1 6

JK TO D FLIP-FLOP CONVERSION


project.name
0 Stars     12 Views
User:

D,T,SR,JK Flip flop

D,T,SR,JK Flip flop
1 2 3 4

Experiment 6

Level 1


project.name
0 Stars     4 Views

CEA

CEA
1

project.name
0 Stars     23 Views

GATE VERIFICATION

GATE VERIFICATION
1 2 3 4 5 6 7

his is a NOT-AND gate which is equal to an AND gate followed by a NOT gate. The outputs of all NAND gates are high if any of the inputs are low. The symbol is an AND gate with a small circle on the output. The small circle represents inversion.

This is a NOT-OR gate which is equal to an OR gate followed by a NOT gate. The outputs of all NOR gates are low if any of the inputs are high. The symbol is an OR gate with a small circle on the output. The small circle represents inversion.

The NOT gate is an electronic circuit that produces an inverted version of the input at its output. It is also known as an inverter. If the input variable is A, the inverted output is known as NOT A. 

The 'Exclusive-OR' gate is a circuit which will give a high output if either, but not both of its two inputs are high. An encircled plus sign (⊕) is used to show the Ex-OR operation.

The 'Exclusive-NOR' gate circuit does the opposite to the EX-OR gate. It will give a low output if either, but not both of its two inputs are high. The symbol is an EX-OR gate with a small circle on the output. The small circle represent


project.name
0 Stars     12 Views

To study and verify logic gates

To study and verify logic gates

experiment no 1


project.name
0 Stars     11 Views

To study and verify logic gates

To study and verify logic gates

project.name
0 Stars     2 Views

mufeez project 1

mufeez project 1
1

project.name
0 Stars     16 Views
User:

project.name
0 Stars     27 Views

Mapas K (5 bits)

Mapas K (5 bits)

project.name
0 Stars     7 Views

Basic gates

Basic gates
1 2 at

project.name
0 Stars     7 Views

Raushan Yadav

Raushan Yadav
1

complete gate project


project.name
0 Stars     2 Views
User:

Untitled1

Untitled1
1

project.name
0 Stars     5 Views
User:

Untitled

Untitled

project.name
0 Stars     5 Views
User:

titled

titled
1

project.name
0 Stars     5 Views

assingment1

assingment1
1

project.name
0 Stars     4 Views

exp-3

exp-3
1

project.name
0 Stars     7 Views
User:

Untitled

Untitled
1

first


project.name
0 Stars     10 Views

lab4

lab4
1 2

project.name
0 Stars     11 Views

lab4

lab4
2 1

project.name
0 Stars     11 Views

lab4

lab4
1 2

project.name
0 Stars     11 Views

Untitled

Untitled
1 4 7

project.name
0 Stars     6 Views
User:

Untitled

Untitled
1 2

project.name
0 Stars     4 Views

Digitale Logik

Digitale Logik
1

project.name
0 Stars     2 Views
User:

multiplexer

multiplexer
1

project.name
0 Stars     4 Views

1

1
1

8 segment


project.name
0 Stars     8 Views

ENCODER

ENCODER
1

project.name
0 Stars     5 Views

Ej 1

Ej 1
Ej 1

project.name
0 Stars     5 Views

1

1
1

project.name
0 Stars     19 Views
User:

Steve B. Badayos

Steve B. Badayos
t I n G S 1 2 h

project.name
0 Stars     23 Views
User:

MATT DANIEL PEPINO

MATT DANIEL PEPINO
g H o S t Y 1 8

project.name
0 Stars     1 Views

Nr.6

Nr.6
1

project.name
0 Stars     2 Views
User:

Untitled

Untitled
1

project.name
0 Stars     1 Views
User:

Untitled

Untitled
1

project.name
0 Stars     1 Views

NOT Gate

NOT Gate
1

project.name
0 Stars     2 Views
User:

Мультиплексори та демультиплексори.

Мультиплексори та демультиплексори.
1

project.name
0 Stars     1 Views

Untitled

Untitled
1

class work creating a circuit sympols 


project.name
0 Stars     1 Views

Keerti N1

Keerti N1
1

project.name
0 Stars     1 Views

Untitled

Untitled
1

project.name
0 Stars     1 Views
User:

Untitled

Untitled
1

project.name
0 Stars     1 Views

EXPT 02

EXPT 02
1

project.name
0 Stars     1 Views
User:

S R Flip-Flop using NAND Gate

S R Flip-Flop using NAND Gate
1

project.name
0 Stars     1 Views

Untitled

Untitled
1

project.name
0 Stars     1 Views
User:

Untitled

Untitled
1

project.name
0 Stars     1 Views
User:

4*1 multiplexer

4*1 multiplexer
1

project.name
0 Stars     1 Views
User:

8*1 mul;tiplexer

8*1 mul;tiplexer
1

project.name
0 Stars     1 Views
User:

Untitled

Untitled
1

experiment 2


project.name
0 Stars     1 Views

Lab1 sterie mioara

Lab1 sterie mioara
lab 1

project.name
0 Stars     1 Views

Basic Gates

Basic Gates

project.name
0 Stars     1 Views

8*1

8*1
1

project.name
0 Stars     1 Views

EXPERIMENT:2

EXPERIMENT:2
1

project.name
0 Stars     1 Views

Untitled

Untitled
1

project.name
1 Stars     2 Views

HALF ADDER AND HALF SUBTRACTOR

HALF ADDER AND HALF SUBTRACTOR
1

project.name
0 Stars     1 Views
User:

Untitled

Untitled
1