Simulator
Getting Started
Learn
Documentation
Features
Teachers
Blog
About
Log in
Users
Projects
Search
Searched Projects
Tags:
10
0
Stars
69
Views
User:
蕭丞佑
101
101
10
View
0
Stars
62
Views
User:
Gayathri S
or gate
or gate
00
01
10
11
View
0
Stars
52
Views
User:
Gayathri S
OR GATE
OR GATE
00
01
10
11
View
0
Stars
58
Views
User:
Gayathri S
nand gate
nand gate
00
01
10
11
View
0
Stars
61
Views
User:
Mandar Uday Patil
verfiy J-K flip flop and implement master Slave condition using JK Flip Flop
verfiy J-K flip flop and implement master Slave condition using JK Flip Flop
L
A
B
10
View
0
Stars
71
Views
User:
Arif Santoso
Latihan dan presensi 10 Juni 2021
Latihan dan presensi 10 Juni 2021
10
06
2021
View
Arif Santoso
19524101
A
0
Stars
72
Views
User:
Vidhi
41_Vidhi_Full Subtractor
41_Vidhi_Full Subtractor
10
View
0
Stars
35
Views
User:
Vidhi
41_Vidhi_4:1 Multiplexer
41_Vidhi_4:1 Multiplexer
10
View
0
Stars
38
Views
User:
Chirag
21UCS051_Exp9
21UCS051_Exp9
10
View
0
Stars
18
Views
User:
Rakshitha
level 2 half subtractor using nand gate only
level 2 half subtractor using nand gate only
10
View
level 2 half subtractor
0
Stars
28
Views
User:
Pérez Samuel
Untitled
Untitled
F(w
x
y
z) = Σ(8
10
12
13
14).
View
0
Stars
42
Views
User:
Gustavo Ortiz
Mapas K (5 bits)
Mapas K (5 bits)
F(ABCDE)={18
29
5
31
10
21
14
3
7
26
16
1
9
23
28
12
6
0
20
17
30
11
25
4
19}
View