project.name

Rakshitha

Member since: 1 year

Educational Institution: presidency university banglore

Country: India

full adder

full adder
Public
project.name

exp 2

exp 2
Public
project.name

LEVEL 2 DEMUX

LEVEL 2 DEMUX
Public
project.name

full subtractor

full subtractor
Public
project.name

2 to 4 decoder

2 to 4 decoder
Public
project.name

level 2 half adder using nand gate only

level 2 half adder using nand gate only
Public
project.name

NOT gate using NOR gate

NOT gate using NOR gate
Public
project.name

half adder using XOR and NAND gate

half adder using XOR and NAND gate
Public
project.name

half subtractor using XOR and NANAD Gates

half subtractor using XOR and NANAD Gates
Public
project.name

AND gate using NAND gate

AND gate using NAND gate
Public
project.name

4:1 MUX using basic gates and XOR gate

4:1 MUX using basic gates and XOR gate
Public
project.name

DEMUX

DEMUX
Public
project.name

DEMULTIPLEXER

DEMULTIPLEXER
Public
project.name

LEVEL2- Using universal gate MUX

LEVEL2- Using universal gate MUX
Public
project.name

level 2 half subtractor using nand gate only

level 2 half subtractor using nand gate only
Public
project.name

level 2 full subtractor using nand gate only

level 2 full subtractor using nand gate only
Public
project.name

exp 3 MUX using basic and XOR gate

exp 3 MUX using basic and XOR gate
Public
project.name

Experiment-8

Experiment-8
Public
project.name

Experiment-7

Experiment-7
Public
project.name

Digital of logic diagram using basic gates

Digital of logic diagram using basic gates
Public
project.name

EXP 4...encoder and decoder logic circuits

EXP 4...encoder and decoder logic circuits
Public
project.name

exp 5: design of logic diagram using NAND gates

exp 5: design of logic diagram using NAND gates
Public
project.name

level 2:exp 6 JK To D Flip-flop conversion

level 2:exp 6 JK To D Flip-flop conversion
Public
project.name

EXP 6: JK Flip-flop implementation using nand gate

EXP 6: JK Flip-flop implementation using nand gate
Public
project.name

EXP 6: JK To D Flip-flop

EXP 6: JK To D Flip-flop
Public
project.name

LEVEL 2 DEMUX USING UNIVERSAL GATE

LEVEL 2 DEMUX USING UNIVERSAL GATE
Public
project.name

LEVEL 2: Priority encoder

LEVEL 2: Priority encoder
Public
project.name

OR gate using NOR gate

OR gate using NOR gate
Public
project.name

2-to-1 multiplexer

2-to-1 multiplexer
Public
project.name

4:2 Priority encoder

4:2 Priority encoder
Public
project.name

AND Gate using NOR Gate

AND Gate using NOR Gate
Public
project.name

MUX USING UNIVERSAL GATE

MUX USING UNIVERSAL GATE
Public
project.name

level 2 full adder using nand gate only

level 2 full adder using nand gate only
Public
project.name

EXP 6: D,T,SR,JK Flip-flops

EXP 6: D,T,SR,JK Flip-flops
Public
project.name

exp 6: Conversion of one FF to other

exp 6: Conversion of one FF to other
Public
project.name

OR Gate using NAND Gate

OR Gate using NAND Gate
Public
project.name
No result image
Rakshitha doesn't have any favourites.
No result image
Rakshitha is not a collaborator of any project.