project.name

chengch

Member since: 940 days

Educational Institution: Not Entered

Country: Not Entered

Encoder, Decoder, and 7-Segment Controller

Encoder, Decoder, and 7-Segment Controller
Public
Encoder, Decoder, and 7-Segment Controller

ALU-74LS181

ALU-74LS181
Public
ALU-74LS181

1

1
Public
1

Full Adder from subcircuit

Full Adder from subcircuit
Public
Full Adder from subcircuit

Dlatch

Dlatch
Public
Dlatch

divide by10

divide by10
Public
divide by10

Full Adder from subcircuit

Full Adder from subcircuit
Public
Full Adder from subcircuit

ASSIGNMENT 7 SEGMENT

ASSIGNMENT 7 SEGMENT
Public
ASSIGNMENT 7 SEGMENT

AND

AND
Public
AND

Latch_sim

Latch_sim
Public
Latch_sim

Untitled

Untitled
Public
Untitled

test

test
Public
test

D latch with reset and D flip flop with reset and enable

D latch with reset and D flip flop with reset and enable
Public
D latch with reset and D flip flop with reset and enable

DFF_Div_2

DFF_Div_2
Public
DFF_Div_2

7seg-input

7seg-input
Public
7seg-input

and

and
Public
and

7 Segment Display

7 Segment Display
Public
7 Segment Display

DFF_sim

DFF_sim
Public
DFF_sim

latch

latch
Public
latch

gated SR-latch

gated SR-latch
Public
gated SR-latch

DFF_counter

DFF_counter
Public
DFF_counter

Synch_Div3_Reset

Synch_Div3_Reset
Public
Synch_Div3_Reset

latch+7-seg

latch+7-seg
Public
latch+7-seg

Asynch_Synch_Div4

Asynch_Synch_Div4
Public
Asynch_Synch_Div4

Untitled

Untitled
Public
Untitled

Latch_0331

Latch_0331
Public
Latch_0331

D-latch

D-latch
Public
D-latch

BCD counter

BCD counter
Public
BCD counter

logic test 1

logic test 1
Public
logic test 1

logic test 1

logic test 1
Public
logic test 1

ALU-74LS181

ALU-74LS181
Public
ALU-74LS181
No result image
chengch doesn't have any favourites.
No result image
chengch is not a collaborator of any project.