Searched Projects

Tags: 3

project.name
0 Stars     140 Views

prepract

prepract
3

project.name
0 Stars     103 Views

Untitled

Untitled
3

project.name
0 Stars     113 Views

semisumador 1

semisumador 1
3

project.name
0 Stars     109 Views

full adder

full adder
3

project.name
0 Stars     121 Views

sumador completo

sumador completo
3

project.name
0 Stars     135 Views

UAL de 2 bit

UAL de 2 bit
3

project.name
0 Stars     117 Views

HARSHIT

HARSHIT
3

project.name
0 Stars     92 Views

pract3

pract3
3

project.name
0 Stars     77 Views

Experiment 1

Experiment 1
1 2a 2b 3 4a 4b 5 6 7a 7b 8 9

NIKHIL GUPTA 

1960627


project.name
1 Stars     101 Views

experement 2 2,3,4,5, question 2061008

experement 2 2,3,4,5, question 2061008

 question no ; 2,3,4,5


project.name
0 Stars     113 Views

3 bit counter

3 bit counter

3 bit counter


project.name
0 Stars     80 Views
User:

janjuas project

janjuas project
1 3

project.name
0 Stars     40 Views
User:

4 X 1 MULTIPLEXER

4 X 1 MULTIPLEXER
3

project.name
1 Stars     70 Views

Practical 3

Practical 3

AIM : IMPLEMENT 3-BIT PARALLEL BINARY ADDER/SUBTRACTOR


project.name
0 Stars     57 Views

practical 3

practical 3

AIM:IMPLEMENT 3BIT PARALLEL BINARY ADDER/SUBTRACTOR


project.name
0 Stars     28 Views
User:

logic gates

logic gates
3

project.name
0 Stars     53 Views

2*4 Decoder

2*4 Decoder

project.name
0 Stars     40 Views
User:

Practical assignment 3

Practical assignment 3
3

project.name
0 Stars     79 Views

Activity 3

Activity 3
1 2 3 4 5

project.name
0 Stars     93 Views

DSD Lab Assignment 2 (Task #3) - 3 Bit Magnitude Comparator

DSD Lab Assignment 2 (Task #3) - 3 Bit Magnitude Comparator

project.name
0 Stars     32 Views
User:

assignment3

assignment3

project.name
0 Stars     31 Views

ACT 4

ACT 4
3

project.name
0 Stars     13 Views
User:

S MEENAKSHI

S MEENAKSHI
3

project.name
0 Stars     77 Views
User:

HW6

HW6
3 4

shoo


project.name
0 Stars     69 Views
User:

41_Vidhi Prajapati_Logic Gates (AND)

41_Vidhi Prajapati_Logic Gates (AND)
3

project.name
0 Stars     81 Views
User:

DC Lab

DC Lab
1 2 3 4

project.name
0 Stars     31 Views
User:

21UCS051_Exp9

21UCS051_Exp9
3

project.name
0 Stars     21 Views

3

3
3

project.name
0 Stars     7 Views
User:

3

3
3

project.name
0 Stars     14 Views

Implementing 3-8 line DECODER

Implementing 3-8 line DECODER
3

project.name
0 Stars     15 Views
User:

full subtractor

full subtractor
3

full subtractor


project.name
0 Stars     6 Views
User:
User Image A

Untitled

Untitled
3

project.name
0 Stars     10 Views
User:

JK flip flop implementation using NAND gate

JK flip flop implementation using NAND gate
3

Experiment 6

Level 2


project.name
0 Stars     17 Views
User:

D,T,SR,JK Flip flop

D,T,SR,JK Flip flop
1 2 3 4

Experiment 6

Level 1


project.name
0 Stars     22 Views

Assignment4

Assignment4
Q.1 2 3 4 5

project.name
0 Stars     31 Views

GATE VERIFICATION

GATE VERIFICATION
1 2 3 4 5 6 7

his is a NOT-AND gate which is equal to an AND gate followed by a NOT gate. The outputs of all NAND gates are high if any of the inputs are low. The symbol is an AND gate with a small circle on the output. The small circle represents inversion.

This is a NOT-OR gate which is equal to an OR gate followed by a NOT gate. The outputs of all NOR gates are low if any of the inputs are high. The symbol is an OR gate with a small circle on the output. The small circle represents inversion.

The NOT gate is an electronic circuit that produces an inverted version of the input at its output. It is also known as an inverter. If the input variable is A, the inverted output is known as NOT A. 

The 'Exclusive-OR' gate is a circuit which will give a high output if either, but not both of its two inputs are high. An encircled plus sign (⊕) is used to show the Ex-OR operation.

The 'Exclusive-NOR' gate circuit does the opposite to the EX-OR gate. It will give a low output if either, but not both of its two inputs are high. The symbol is an EX-OR gate with a small circle on the output. The small circle represent


project.name
0 Stars     36 Views

Mapas K (5 bits)

Mapas K (5 bits)

project.name
0 Stars     6 Views
User:

Untitled

Untitled
3

project.name
0 Stars     8 Views

Untitled

Untitled
3

project.name
0 Stars     31 Views

CABANERO AND VELARDE

CABANERO AND VELARDE
L o u S A 2 3

project.name
0 Stars     6 Views
User:

D flip flop

D flip flop
3

project.name
0 Stars     4 Views
User:

EXPERIMENT NO 3

EXPERIMENT NO 3
3

project.name
0 Stars     7 Views

EXP 3

EXP 3
3

project.name
0 Stars     4 Views

safa imtiaz

safa imtiaz

project.name
0 Stars     3 Views
User:

FULL ADDER

FULL ADDER
3

project.name
0 Stars     2 Views
User:

GRAY CODE TO BINARY CODE

GRAY CODE TO BINARY CODE
2 3

project.name
0 Stars     1 Views

verification of logicgates3

verification of logicgates3
3

project.name
0 Stars     1 Views
User:

Untitled

Untitled
3

project.name
0 Stars     1 Views

verifcation of boolean laws 3

verifcation of boolean laws 3
3