project.name

Manish

Member since: 4 years

Educational Institution: Not Entered

Country: Not Entered

Boolean Expr. using MUX

Boolean Expr. using MUX
Public
project.name

Flip Flop Verifications

Flip Flop Verifications
Public
project.name

Demo

Demo
Public
project.name

Binary to Gray using MUX

Binary to Gray using MUX
Public
project.name

SR to JK - try

SR to JK - try
Public
project.name

Full Subtractor using Basic gates

Full Subtractor using Basic gates
Public
project.name

Boolean_Expression using MUX

Boolean_Expression using MUX
Public
project.name

8:1 MUX using 4:1 MUX

8:1 MUX using 4:1 MUX
Public
project.name

JK to D FF

JK to D FF
Public
project.name

Even Parity

Even Parity
Public
project.name

Full Adder using MUX

Full Adder using MUX
Public
project.name

Demux/ Decoder Verification

Demux/ Decoder Verification
Public
project.name

try

try
Public
project.name

T to JK Flip flop

T to JK Flip flop
Public
project.name

SR to JK

SR to JK
Public
project.name

2 Bit Ripple Counter

2 Bit Ripple Counter
Public
project.name

Bool Expr - LSB Reduction

Bool Expr - LSB Reduction
Public
project.name

Demux/Decoder_Verification

Demux/Decoder_Verification
Public
project.name

Half Subtractor using Basic gates

Half Subtractor using Basic gates
Public
project.name

Full Adder using 3:8 decoder

Full Adder using 3:8 decoder
Public
project.name

BCD to Excess 3_Circuit Diagram

BCD to Excess 3_Circuit Diagram
Public
project.name

Full Adder using Basic gates

Full Adder using Basic gates
Public
project.name

8:1 MUX using 4:1 MUX & 2:1 MUX

8:1 MUX using 4:1 MUX & 2:1 MUX
Public
project.name

16:1 MUX using 4:1 MUX

16:1 MUX using 4:1 MUX
Public
project.name

SR JK - verification

SR JK - verification
Public
project.name

Half Adder using basic gates

Half Adder using basic gates
Public
project.name
No result image
Manish doesn't have any favourites.
No result image
Manish is not a collaborator of any project.