Description:
1) Implement, truth table and generate waveform
2) D, T, SR, JK- latch using NAND and NOR gates
3) D, T, SR, JK - FF using NAND and NOR gates
4) D-FF using SR-FF
5) Master-slave JK-FF using NAND Gate