Digital Lock implementation using Ex-Nor and AND gate.
Digital Combination Lock for CS303 Logic and System Design Project
These contain the D flip-flop Shift Register with all mode of Serial and Parallel Input/Output. It also contain the synchronous and acsynchronous clock.
Simplify logic gates using truth tables and Karnaugh mapping to find a reduced SOP expression and circuit.