Experiment 1:
Testing truth table values for logic gate combinations
Experiment 3
Universality of NOR and NAND Gates and the De Morgan's Theorem in action
These contain the D flip-flop Shift Register with all mode of Serial and Parallel Input/Output. It also contain the synchronous and acsynchronous clock.