Community

The Splitter asks for #input bit and then for #outputbits, but it shows me alway one single output. I can't even configure the outputbits in the properties. Has anyone a solution.

Can I change color of powered and unpowered wires?

I'm a teacher and I've had two student who lost all of their work and were unable to recover their projects. When they tried to save, the blue check animation just keeps going. It turns out both students were running an ad blocker in Chrome. I only have two data points on this, but I'm suspecting that this might be the issue. Does anyone have similar experiences or suggestions on what might be ...

Hallo for everynoe. d'ose somebody know how do I can create a Bus like in the "Not16" circuite of the following project https://circuitverse.org/simulator/18808. thanks for answering.

I want to rotate the subcircuits I made and also change the place of input and output

I have encountered several bugs and would like to report them so as to help the developers improve this already good simulation programme. The two main bugs that I would like to report are: 1) When changing the theme, it does not change it instantly, so I have to refresh the page; furthermore, if I change the theme, it does not let me change it again, leaving me with a black background without ...

How to copy an existing circuit to a new circuit?

How do I add music or sound to my circuitverse project?

I've made a collection of circuits on a CPU project, and I've broken the project into a number of sub-circuits. I have a whole collection of nodes and I'd like to use them on other projects. Is this possible to do? If so, how do I do this? Thanks!

I'm looking for reliable sources to learn Verilog here but I'm having a hard time. Every resource and project up to this point is screaming with an error message at me. Like these: https://circuitverse.org/users/78149/projects/verilog-gates https://circuitverse.org/users/83491/projects/verilog-56b1b150-da09-4d92-bc07-fca70a47fe60 https://circuitverse.org/users/147920/projects/verilog-p...