This module implemets the Register File of a basic version of RISC-V processor.
Just screwing around in Circuit Verse and putting all the stuff I learned about RISC-V in practice