just gates written in Verilog (if you want it to work, you will need to fork it, and then go and save the code for each gate, it for some reason breaks everything when I save the thing)
Attempt to create and integrate a verilog module.
