Comments
You must login before you can post a comment.
Author: glitchkiller872
Project access type: Public
Description:
just gates written in Verilog (if you want it to work, you will need to fork it, and then go and save the code for each gate, it for some reason breaks everything when I save the thing)
Created: May 18, 2021
Updated: Sep 08, 2022
我也是。有什麼方法可以處理這問題?