You must login before you can post a comment.
Author: Vinita
Project access type: Public
Description:
The half adder and full adder modules are built using verilog. These modules are then combined to form a two bit adder.
Created: Nov 25, 2024
Updated: Nov 25, 2024
Comments