This design implements a 3-bit Linear Feedback Shift Register.
3 Bit Asynchronous Down Counter
8x1 data selector