Searched Projects

Tags: Q2 = 0

project.name
0 Stars     10 Views
User:
User Image Avinash Raj

DLD Q1

DLD Q1
Determine the state of the shift register after each clock pulse for the given RIGHT/(LEFT) ̅ control input waveform. Assume that Q0 = 1 Q1 = 1 Q2 = 0 and Q3 = 1 and that the serial data-input line is LOW.
View

Follow us on:

Facebook Logo Twitter Logo Linkedin Logo Youtube Logo Github Logo
Simulator
Learn
Blog
Examples
Log in
Documentation
Contribute
Teachers
About
Api
FAQ
Incubated From:

Copyright © 2024 CircuitVerse, All rights reserved.