A multi-step design of a synchronized 4-bit add/subtractor with overflow detection utilizing a 4 bit-to-4bit bus converter design and bus splitters.