Searched Projects

Tags: BT19ECE045

project.name
0 Stars     39 Views
User:
User Image BT19ECE045_Jayant Rahate

Experiment 3:To implement the following boolean functions using minimum number of NAND Gates

Experiment 3:To implement the following boolean functions using minimum number of NAND Gates
BT19ECE045 JAYANT RAHATE
View
project.name
0 Stars     44 Views
User:
User Image BT19ECE045_Jayant Rahate

Implement the Boolean function using minimum number of NAND Gates

Implement the Boolean function using minimum number of NAND Gates
BT19ECE045 JAYANT RAHATE
View
project.name
0 Stars     34 Views
User:
User Image BT19ECE045_Jayant Rahate

Experiment 5: To design and verify THREE input majority gates

Experiment 5: To design and verify THREE input majority gates
BT19ECE045 JAYANT RAHATE
View
project.name
0 Stars     42 Views
User:
User Image BT19ECE045_Jayant Rahate

Experiment 6: To verify the truth tables of 8x1 multiplexer

Experiment 6: To verify the truth tables of 8x1 multiplexer
BT19ECE045 JAYANT RAHATE
View
project.name
0 Stars     39 Views
User:
User Image BT19ECE045_Jayant Rahate

Experiment 7:To verify the truth tables of 3 bit Decoder

Experiment 7:To verify the truth tables of 3 bit Decoder
BT19ECE045 JAYANT RAHATE
View
project.name
0 Stars     35 Views
User:
User Image BT19ECE045_Jayant Rahate

Experiment 8: To design and implement a logic circuit for full adder using NAND gates

Experiment 8: To design and implement a logic circuit for full adder using NAND gates
BT19ECE045 JAYANT RAHATE
View
project.name
0 Stars     31 Views
User:
User Image BT19ECE045_Jayant Rahate

Experiment 9:To design and implement a logic circuit for full subtractor using NAND gates

Experiment 9:To design and implement a logic circuit for full subtractor using NAND gates
BT19ECE045 JAYANT RAHATE
View
project.name
0 Stars     33 Views
User:
User Image BT19ECE045_Jayant Rahate

Experiment 10: J-K Flip Flop (VERIFICATION AND IMPLEMENTATION OF MASTER SLAVE USING J-K FLIP FLOP)

Experiment 10: J-K Flip Flop (VERIFICATION AND IMPLEMENTATION OF MASTER SLAVE USING J-K FLIP FLOP)
BT19ECE045 JAYANT RAHATE
View
project.name
0 Stars     40 Views
User:
User Image BT19ECE045_Jayant Rahate

Experiment 11: Implementation of T Flip Flop and D Flip Flop using J-K Flip Flop

Experiment 11: Implementation of T Flip Flop and D Flip Flop using J-K Flip Flop
BT19ECE045 JAYANT RAHATE
View
project.name
0 Stars     39 Views
User:
User Image BT19ECE045_Jayant Rahate

Experiment 11:To convert JK to T Flip flop, JK to D Flip flop

Experiment 11:To convert JK to T Flip flop, JK to D Flip flop
BT19ECE045 JAYANT RAHATE
View
project.name
0 Stars     40 Views
User:
User Image BT19ECE045_Jayant Rahate

Experiment 12: Verification of truth table of four bit bidirectional shift register

Experiment 12: Verification of truth table of four bit bidirectional shift register
BT19ECE045 JAYANT RAHATE
View

Follow us on:

Facebook Logo Twitter Logo Linkedin Logo Youtube Logo Github Logo
Simulator
Learn
Blog
Examples
Log in
Documentation
Contribute
Teachers
About
Api
FAQ
Incubated From:

Copyright © 2024 CircuitVerse, All rights reserved.