project.name

noulmao

Member since: 97 days

Educational Institution: ness

Country: United States

Hex outputs with output numbers

Hex outputs with output numbers
Public
Hex outputs with output numbers

rom

rom
Public
rom

binary counter

binary counter
Public
binary counter

binary random

binary random
Public
binary random

ROM test 11037

ROM test 11037
Public
ROM test 11037

14 16-bit digit outputs (with text)

14 16-bit digit outputs (with text)
Public
14 16-bit digit outputs (with text)

Untitled1

Untitled1
Public
Untitled1

decoder and multiplexer original

decoder and multiplexer original
Public
decoder and multiplexer original

decoder and multiplexer

decoder and multiplexer
Public
decoder and multiplexer

Binary password generator

Binary password generator
Public
Binary password generator

ez

ez
Public
ez

ROM2

ROM2
Public
ROM2

VENDING MACHINE 2.0

VENDING MACHINE 2.0
Public
VENDING MACHINE 2.0

faster keyboard

faster keyboard
Public
faster keyboard

Simple Decade Counter 2.0

Simple Decade Counter 2.0
Public
Simple Decade Counter 2.0

Binary counter

Binary counter
Public
Binary counter

closed current

closed current
Public
closed current

splitter test

splitter test
Public
splitter test

simple binary adding system

simple binary adding system
Public
simple binary adding system

simple binary adding system 2

simple binary adding system 2
Public
simple binary adding system 2

looooooooong splitter

looooooooong splitter
Public
looooooooong splitter

simple binary adder (NO ROM)

simple binary adder (NO ROM)
Public
simple binary adder (NO ROM)

simple counter

simple counter
Public
simple counter

matrix test

matrix test
Public
matrix test

tunnel and flag

tunnel and flag
Public
tunnel and flag

random rom adder

random rom adder
Public
random rom adder

Reyes, Glesica 2.0

Reyes, Glesica 2.0
Public
Reyes, Glesica 2.0

haha yes

haha yes
Public
haha yes

random generators

random generators
Public
random generators

LED calculator

LED calculator
Public
LED calculator

Memory cell

Memory cell
Public
Memory cell

UntitledTest

UntitledTest
Public
UntitledTest

Calculator

Calculator
Public
Calculator

SUBTARCT

SUBTARCT
Public
SUBTARCT

Adder with roms

Adder with roms
Public
Adder with roms

Untitled

Untitled
Public
Untitled

Registers

Registers
Public
Registers

flag and tunnel generators

flag and tunnel generators
Public
flag and tunnel generators

UntitledANDgatetest

UntitledANDgatetest
Public
UntitledANDgatetest

Color Picker

Color Picker
Public
Color Picker

stepper

stepper
Public
stepper

no

no
Public
no

32

32
Public
32

2's complement hex

2's complement hex
Public
2's complement hex

Small computer system

Small computer system
Public
Small computer system

Small thing

Small thing
Public
Small thing

{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}

{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}
Public
{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}

Adder and subtractor

Adder and subtractor
Public
Adder and subtractor

Adder and subtractor

Adder and subtractor
Public
Adder and subtractor

Every gate with a NOT gate

Every gate with a NOT gate
Public
Every gate with a NOT gate

Long Decoder

Long Decoder
Public
Long Decoder

FLAG TEST

FLAG TEST
Public
FLAG TEST

Keyboard passcode lock

Keyboard passcode lock
Public
Keyboard passcode lock

Another decoder with a lot of OR gates

Another decoder with a lot of OR gates
Public
Another decoder with a lot of OR gates

Connect one

Connect one
Public
Connect one

Play Roulette / Programable Computer

Play Roulette / Programable Computer
Public
Play Roulette / Programable Computer

Play Roulette / Programable Computer

Play Roulette / Programable Computer
Public
Play Roulette / Programable Computer

Play Roulette / Programable Computer

Play Roulette / Programable Computer
Public
Play Roulette / Programable Computer

Play Roulette / Programable Computer

Play Roulette / Programable Computer
Public
Play Roulette / Programable Computer

Play Roulette / Programable Computer

Play Roulette / Programable Computer
Public
Play Roulette / Programable Computer

Play Roulette / Programable Computer

Play Roulette / Programable Computer
Public
Play Roulette / Programable Computer

Play Roulette / Programable Computer

Play Roulette / Programable Computer
Public
Play Roulette / Programable Computer

Play Roulette / Programable Computer

Play Roulette / Programable Computer
Public
Play Roulette / Programable Computer

Rolling game

Rolling game
Public
Rolling game

Calculator (WIP)

Calculator (WIP)
Public
Calculator (WIP)

calculator

calculator
Public
calculator

3-Bit Binary Carry look-ahead Adder

3-Bit Binary Carry look-ahead Adder
Public
3-Bit Binary Carry look-ahead Adder

Numberpad input with display

Numberpad input with display
Public
Numberpad input with display

Adder with Addons

Adder with Addons
Public
Adder with Addons

Subtractor Decoder

Subtractor Decoder
Public
Subtractor Decoder

CPU Microprocessor

CPU Microprocessor
Public
CPU Microprocessor

Counter

Counter
Public
Counter

nine.

nine.
Public
nine.

8-bit register

8-bit register
Public
8-bit register

NOU V.1

NOU V.1
Public
NOU V.1

Computer

Computer
Public
Computer

Byte RAM

Byte RAM
Public
Byte RAM

NOU V.2

NOU V.2
Public
NOU V.2

NOU V.3

NOU V.3
Public
NOU V.3

NOU V.4

NOU V.4
Public
NOU V.4

wanna see me speedrun?

wanna see me speedrun?
Public
wanna see me speedrun?

double letter

double letter
Public
double letter

Logic.ly BUS thing

Logic.ly BUS thing
Public
Logic.ly BUS thing

2's complement and decoder adder

2's complement and decoder adder
Public
2's complement and decoder adder

Largest RAM module! 2816B!

Largest RAM module! 2816B!
Public
Largest RAM module! 2816B!

Small but big computer

Small but big computer
Public
Small but big computer

Takeover

Takeover
Public
Takeover

Computer?

Computer?
Public
Computer?

Hex adder / decoder

Hex adder / decoder
Public
Hex adder / decoder

Lambda

Lambda
Public
Lambda

challenge

challenge
Public
challenge

keyboard

keyboard
Public
keyboard

32 bit adder

32 bit adder
Public
32 bit adder

Every misc item

Every misc item
Public
Every misc item

nothing...

nothing...
Public
nothing...

8-bit control adder

8-bit control adder
Public
8-bit control adder

31+1 bit adder

31+1 bit adder
Public
31+1 bit adder

4 bit adder

4 bit adder
Public
4 bit adder

var led

var led
Public
var led

Error

Error
Public
Error

NOU FINAL VER

NOU FINAL VER
Public
NOU FINAL VER

nothing...

nothing...
Public
nothing...

Adder and subtractor calculator

Adder and subtractor calculator
Public
Adder and subtractor calculator

error noob

error noob
Public
error noob

2 things

2 things
Public
2 things

Compass

Compass
Public
Compass

RAM saving

RAM saving
Public
RAM saving

A easy Gate puzzle(s)

A easy Gate puzzle(s)
Public
A easy Gate puzzle(s)

Easy and Fast addition calculator

Easy and Fast addition calculator
Public
Easy and Fast addition calculator

Every LED

Every LED
Public
Every LED

The Reznor circuit team (AD)

The Reznor circuit team (AD)
Public
The Reznor circuit team (AD)

another simple calculator

another simple calculator
Public
another simple calculator

all inputs

all inputs
Public
all inputs

sandbox

sandbox
Public
sandbox

1 Digit binary calculator

1 Digit binary calculator
Public
1 Digit binary calculator

computer (beta)

computer (beta)
Public
computer (beta)

Long Decoder

Long Decoder
Public
Long Decoder

6line-64line decoder

6line-64line decoder
Public
6line-64line decoder

collab

collab
Public
collab

RAM saving

RAM saving
Public
RAM saving

Untitled

Untitled
Public
Untitled

RPS

RPS
Public
RPS

Simple Decade Counter/Timer

Simple Decade Counter/Timer
Public
Simple Decade Counter/Timer

CHALLENGE

CHALLENGE
Public
CHALLENGE

assignment 10

assignment 10
Public
assignment 10

simple binary adding system

simple binary adding system
Public
simple binary adding system

simple binary adding system 2

simple binary adding system 2
Public
simple binary adding system 2

simple binary adder (NO ROM)

simple binary adder (NO ROM)
Public
simple binary adder (NO ROM)

Computer?

Computer?
Public
Computer?

collab

collab
Public
collab