{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}{"layout":{"width":100,"height":140,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":0,"bitWidth":4,"label":"","connections":[]}],"id":93913114779,"name":"Subcircuit Main","Output":[{"x":1070,"y":250,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",4,{"x":100,"y":20,"id":"2wz899zwLIsGNqJHVRkQ"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[],"scopes":[],"logixClipBoardData":true}
0 Stars     19 Views    

Author: noulmao

Project access type: Public

Created: May 14, 2021

Updated: Aug 26, 2023


Comments

You must login before you can post a comment.