{"id":248135,"name":"prossesor-16-bit","author_id":52693,"forked_project_id":null,"project_access_type":"Public","created_at":"2020-11-04T16:01:01.933Z","updated_at":"2023-08-26T18:05:40.866Z","assignment_id":null,"project_submission":false,"image_preview":{"url":"/uploads/project/image_preview/248135/preview_1605452406939626.jpeg"},"description":"

[ Under Development ]

This is a 16-bit processor with 18 instructions of length 16 bit, 16 registers of size 16 bit and only the primary cache in its architecture.

[ Instruction Set ]

from 0 to f
0 is also known as ra as its used for jump and link and jump register

instructions

0000 0XXX XXXX XXXX    - no-op     X can be anything- no operation
0000 1XXX XXXX XXXX    - jmp X is the address offset from pc - jump
0001 XXXX YYYY YYYY    - lli   X is the register to write data to and Y is the data to load in lower 8 bits- load lower imediate
0010 XXXX YYYY YYYY    - orui X is the register to write data to and Y is the data to or with the upper 8 bits in X - or upper imediate
0011 0XXX XXXX XXXX    - jal   X is the address offset to pc and pc+1 is stored in ra - jump and link
0011 1XXX XXXX XXXX    - jr   X can be anything, pc is restored by value in ra- jump register( only from ra register )
0100 XXXX YYYY ZZZZ    - shw X is the register containing the data to write, Y is the offset, Z is the register containing the address in memory - store 16bits in memory ( Addresses in memory can be read or written 16 bits at a time only)
0101 XXXX YYYY ZZZZ - lhw X is the register to store data in, Y is the offset, Z is the register containing the memory address - load 16bits from memory                          ( That is 0 represents first 16 bits and 1 represents next 16 bits)
0110 XXXX YYYY ZZZZ    - beq X is the PC offset, Y and Z are registers to compare - break equal
0111 XXXX YYYY ZZZZ - bne   X is the PC offset, Y and Z are registers to compare - break not equal

In the following, assume $ is the operation

X, Y and Z are registers, X=Y$Z

1000 XXXX YYYY ZZZZ    - and   - and gate
1001 XXXX YYYY ZZZZ    - or    - or gate
1010 XXXX YYYY ZZZZ    - add   - addition
1100 XXXX YYYY ZZZZ    - and~ - A and ~B
1101 XXXX YYYY ZZZZ - or~   - A or ~B
1110 XXXX YYYY ZZZZ    - sub   - subtraction

if(Y<Z) X=1 else X=0

1111 XXXX YYYY ZZZZ - stl - set less than

To do list:

Forwarding unit - on going

Hazard detection unit - yet to start

","view":165,"slug":"prossesor-16-bit","searchable":"'+1':150 '-16':394 '0':33,36,256,371 '0000':53,66 '0001':79 '0010':106 '0011':136,158 '0100':180 '0101':225 '0110':267 '0111':286 '0xxx':54,137 '1':262,368 '1000':322 '1001':329 '1010':336 '1100':342 '1101':350 '1110':358 '1111':372 '16':6,14,16,20,219,259,265 '16bits':208,251 '18':10 '1xxx':67,159 '8':101,129 'add':340 'addit':341 'address':74,144,204,211,249 'also':38 'anyth':63,166 'architectur':29 'assum':309 'b':349,357 'beq':271 'bit':7,15,21,102,130,220,260,266,395 'bne':290 'break':284,303 'cach':26 'compar':283,302 'contain':189,202,246 'data':90,96,117,123,191,236 'detect':388 'develop':2 'els':369 'equal':285,305 'f':35 'first':258 'follow':308 'forward':383 'gate':328,335 'go':386 'hazard':387 'imedi':105,135 'instruct':11,30,52 'jal':140 'jmp':70 'jr':162 'jump':46,50,78,155,174 'known':39 'length':13 'less':378 'lhw':229 'link':48,157 'list':382 'lli':83 'load':98,103,250 'lower':100,104 'memori':206,210,213,248,253 'next':264 'no-op':57 'offset':75,145,197,241,276,295 'op':59 'oper':65,312 'orui':110 'pc':77,147,149,167,275,294 'primari':25 'processor':8 'prossesor':393 'ra':41,154,173,178 'read':216 'regist':17,51,87,114,175,179,188,201,233,245,281,300,318 'repres':257,263 'restor':169 'set':31,377 'shw':184 'size':19 'start':392 'stl':376 'store':152,207,235 'sub':362 'subtract':363 'time':223 'unit':384,389 'upper':128,134 'use':44 'valu':171 'write':89,116,193 'written':218 'x':60,71,84,111,132,141,163,185,230,272,291,313,319,367,370 'xxxx':55,56,68,69,80,107,138,139,160,161,181,226,268,287,323,330,337,343,351,359,373 'y':93,120,194,238,277,296,314,320,365 'yet':390 'yyyi':81,82,108,109,182,227,269,288,324,331,338,344,352,360,374 'z':198,242,279,298,316,321,366 'zzzz':183,228,270,289,325,332,339,345,353,361,375","lis_result_sourced_id":null}

saiaravind

saiaravind is not a collaborator of any project.

Simulator

Learn

Blog

Examples

Log in

Documentation

Contribute

Teachers

About

Forum