You must login before you can post a comment.
Incubated From:
Author: KAROLYN NAYUMI AQUIÑO TORRES
Forked from: Milton Romero/HW 6 Q1
Project access type: Public
Description:
Design a 4-bit shift register that can perform the following eight operations:
> Hold, S2S1S0 = 000
> logical shift right, S2S1S0 = 001
> logical shift left, S2S1S0 = 010
> circular shift right, S2S1S0 = 011
> circular shift left, S2S1S0 = 100
> arithmetic shift right (shift in the MSB to the right), S2S1S0 = 101
> arithmetic shift left, S2S1S0 = 110
> parallel load, S2S1S0 = 111
Created: Apr 17, 2024
Updated: Apr 17, 2024
Comments