[CSCA] Counters and Timing Signals
0 Stars     16 Views    

Author: Marcel Borkowski

Forked from: Igor Rončević/[CSCA] Counters and Timing Signals

Project access type: Public

Description:

Counters and timing signal generators discussed in the Computer Science and Computer Architectures [CSCA] course at the University of Applied Sciences CAMPUS 02, Graz, Austria.

The project features the following circuits:

  • Sample 2-Bit Counter - a simple counter exploratorily developed by students during the class.
  • Sample 2-Bit Counter with Timing Signals - that simple counter extended with decoder to provide timing signals.
  • 2-Bit Switch-Tail Ring Counter - developed by using D flip-flops.
  • 2-Bit Johnson Counter - developed by extending the 2-Bit Switch-Tail Ring Counter with decoder to provide timing signals.
  • 4-Bit Switch-Tail Ring Counter - developed by extending the 2-Bit Switch-Tail Ring Counter with two more D flip-flops.
  • 4-Bit Johnson Counter - developed by extending the 4-Bit Switch-Tail Ring Counter with decoder to provide timing signals.

Created: Jan 22, 2023

Updated: Aug 27, 2023


Comments

You must login before you can post a comment.