This is the first module implementing a halfadder with basic AND, OR and NOT gates.
This module is part of the opencpu project.
