Two Half Adders and a OR gate is required to implement a Full Adder. With this logic circuit two bits can be added together,taking a carry from the next lower order of the magnitude and sending a carry to the next higher order of magnitude.