This is a circuit design for Assignment 9. It implements a Mod-8 Asynchronous counter using J-K Master-Slave Flip-flop.
This is a implemented circuit design for Assignment 9. This is a synchronous Mod-8 counter.