project.name

Shlok Sanyal

Member since: 3 years

Educational Institution: Not Entered

Country: Not Entered

Half Adder CIrcuit

Half Adder CIrcuit
Public
project.name

Untitled

Untitled
Public
project.name

Full Adder

Full Adder
Public
project.name
No result image
Shlok Sanyal doesn't have any favourites.

Tristate buffer using BUS

Tristate buffer using BUS
Public
project.name

To Simulate the common bus using Multiplexer

To Simulate the common bus using Multiplexer
Public
project.name

8-bit alu

8-bit alu
Public
project.name