You must login before you can post a comment.
Author: Dishank_30063
Project access type: Public
Description:
Input for all gates: A=0, B=1
Suppose the output of all gates dented by symbol X, then
Output of NOT Gate: X=1 {for input A}
Output of AND Gate: X=0
Output of OR Gate: X=1
Output of NAND Gate: X=1
Output of NOR Gate: X=0
Output of XOR Gate: X=1
Output of XNOR Gate: X=0
Created: Sep 26, 2021
Updated: Aug 26, 2023
Comments